



Cite as
Nano-Micro Lett.
(2025) 17:255

Two-Dimensional Materials, the Ultimate Solution for Future Electronics and Very-Large-Scale Integrated Circuits

Laixiang Qin^{1,2} ✉, Li Wang^{1,2} ✉

Received: 7 February 2025
Accepted: 15 April 2025
© The Author(s) 2025


HIGHLIGHTS

- With the incessant down-scaling of electronics, traditional semiconductors like Si are encountered with insurmountable hurdles to maintain performance increase without bringing about additional issues of power consumption escalating, in this context, two-dimensional (2D) materials emerge as superior candidates to supersede or complement Si attributed to their marvelous electronic properties to further sustain the Moore's law life.
- 2D materials-based electronics in More Moore and More than Moore' regimes have attained promising achievements and showcased monumental potentials applications in low power consumption integrated circuits
- 2D materials-based integrated circuits have gone through a promising development, evolving from small-scale integrated circuits (ICs) to full-functioned processors. Whereas enormous endeavors are waited to be dedicated to realize large-scale ICs attributed to lack of large-scale 2D materials of electronic qualities and immature fabricating techniques.

ABSTRACT The relentless down-scaling of electronics grinds the modern integrated circuits (ICs) with the high speed, low power dissipation and low cost, fulfilling diverse demands of modern life. Whereas, with the semiconductor industry entering into sub-10 nm technology nodes, degrading device performance and increasing power consumption give rise to insurmountable roadblocks confronted by modern ICs that need to be conquered to sustain the Moore law's life. Bulk semiconductors like prevalent Si are plagued by seriously degraded carrier

mobility as thickness thinning down to sub-5 nm, which is imperative to maintain sufficient gate electrostatic controllability to combat the increasingly degraded short channel effects. Nowadays, the emergence of two-dimensional (2D) materials opens up new gateway to eschew the hurdles laid in front of the scaling trend of modern IC, mainly ascribed to their ultimately atomic thickness, capability to maintain carrier mobility with thickness thinning down, dangling-bonds free surface, wide bandgaps tunability and feasibility to constitute diverse heterostructures. Blossoming breakthroughs in discrete electronic device, such as contact engineering, dielectric integration and vigorous channel-length scaling, or large circuits arrays, as boosted yields, improved variations and full-functioned processor fabrication, based on 2D materials have been achieved nowadays, facilitating 2D materials to step under the spotlight of IC industry to be treated as the most potential future successor or complementary counterpart of incumbent Si to further sustain the down-scaling of modern IC.

KEYWORDS 2D materials; Short channel effects; Integrated circuits; Degraded carrier mobility; Moore's law



✉ Laixiang Qin, lxq@idt.eitech.edu.cn; Li Wang, liwang@eitech.edu.cn

¹ Ningbo Institute of Digital Twin, Eastern Institute of Technology, Ningbo City 315100, Zhejiang, People's Republic of China

² Eastern Institute of Technology, Ningbo City 315100, Zhejiang, People's Republic of China



1 Introduction

Since Gordon Moore proposed his famous Moore's law in 1965 [1], integrated circuits doubled every two years, manifesting by physical dimensions of discrete electronic device reducing by 0.7 times, ascribed to which the footprint reduces by ~ 0.5 times. On the contrary, operating speed doubles, power dissipation and cost both decrement by a factor of two [2, 3]. The Moore's law had been complied with integrated circuits (ICs) happily during the former several decades until semiconductor industry entered into sub-100 nm node, where gate began to give over part of its electrostatic dominance over channel to drain bias attributed to drain's stealing behavior over channel barrier [4, 5]. In this context, the notorious short channel effects (SCEs) began to come into view and draw themselves enormous attention to be dedicated efforts to [6]. The prominent SCEs that seriously degrade device performance comprise of sub-threshold swing (SS), drain-induced barrier lower (DIBL), punch-through, Subthreshold-voltage (V_t) rolling off in accordance with channel length scaling and leakage current increasing [7–10]. SS describes the switching capability of the device and the smaller the SS, the stronger the gate electrostatic control over channel is, and DIBL is on behalf of the competing behavior of drain bias over the controllability of channel with regards to gate bias. Punch-through denotes the phenomenon of the depletion region induced by source and drain doping jointing with each other under the channel region, contributing to leakage current increment, while V_t rolling off contributes to leakage current escalating and stability issue in circuits, where leakage current increasing finally results in static power consumption surging. The relentless downscaling of electronics poses imperative requests for novel device structures or ingenious materials which can reach a tradeoff between high discrete device performance and low power dissipation to sustain the Moore's law life further, this regime of semiconductor technology is termed as More Moore. For another, modern life brings forwards the requirements for 5G or 6G communication, cloud computing, artificial intelligent and neuromorphic computing, which all comes following the blossoming of More than Moore's regime [11]. More than Moore describes the integrated circuits boost their performance by incorporating of diverse kinds of electronics or optimizing the algorithm to achieve various and enhanced functions [12, 13].

2D materials have spawned dramatic interests ever since graphene was exfoliated in 2004 [14], and are treated as most potential candidates to supersede or complement bulk Si in the foreseeable future in semiconductor industry, which mainly originate from their remarkable electronic properties [15–17]. 2D materials possesses high carrier mobility maintainability regardless of thickness thinned down to sub-1 nm attributing to dangling bonds free and atomic smooth surface, which has long been plaguing bulk semiconductors whose carrier mobility seriously degrades proportionally to the six power of thickness ($\sim t^6$) when thickness decreases to sub-5 nm regime [18]. Nevertheless, it is imperative for channel thickness to thin down proportionally in accordance with channel length to maintain sufficient gate controllability over channel to suppress SCEs according to Dennard's law [19], thus it seems impossible for bulk semiconductors exclusively to sustain downscaling to keep Moore's law alive in the coming future. New materials that act as successors or complementary counterparts are indispensable to further push the semiconductor technology nodes forward. 2D materials with atomic thickness, tunable bandgap, large effective mass that are capable of suppressing leakage current and compatibility with both front end of line (FEOL) and back end of line (BEOL) of Si production line come just at the right time, like destined in the fate [20, 21].

2D materials belong to a big family which possess a wide range of electronic properties, covering from insulators (hexagonal boron nitride (h-BN), Bi_2SeO_5 , SrTiO_3) [22–24], semiconductors (transition metal dichalcogenides (TMDCs) family) [25, 26], metal (graphene) [27] to ferroelectric materials (In_2Se_3 , CuInP_2S_6) [28], fulfilling the various requirements of diverse electronics or photonics thanks to their potentials for fabricating heterostructures with ultra-sharp van der Waals interfaces, which are prerequisites factors for high performance electronics fabrication [29, 30]. Recently, in several reports, the performance of discrete device based on 2D materials obtained has surpassed that of incumbent Si transistor that has dominated the semiconductor industry long since. Whereas, these devices that show the most cutting-edge performances are generously fabricated by 2D materials exfoliated from the bulk materials, which are of high quality but are restricted in lateral sizes, hindering their application potentials in constituting large scale 2D circuits to be commercialized in semiconductor industry [31, 32]. For another, innovative device structures based on 2D materials

that are capable of reducing power dissipation via overthrowing the “Boltzman Tyranny” (The phenomenon that the SS of traditional FET cannot be smaller than 60 mV dec^{-1} stemming from carrier injection transport mechanism) to make it possible to attain sufficient I_{on} with lower supply voltage are yet to be optimized [33, 34]. These post Moore’s 2D materials-based ingenious device structures encompass 2D materials-based negative capacitance field effect transistor (NCFET), tunnel field effect transistor (TFET), dirac source FET (DSFET), spin transport FET (S-FET) and impact-ionization (avalanche breakdown) FET (I-IFET), which are capable of obtaining ultra-steep switching behaviors and reducing SS below 60 mV dec^{-1} , resulting in diminished supplied voltage required [35–39]. Apart from adopting new physical mechanisms to reduce V_{dd} for the purpose of lowering down the power dissipation, making full use of the vertical direction to fabricate 3D or vertical device structures is another effective gateway to concurrently achieve sufficient gate controllability to combat with SCEs and reduce leakage current to decrement power consumption. Fin field effect transistor (FinFET) based on Si has proved itself to be deserved the honor and successfully sustain the technology node to 3 nm, though at which SCEs degradation and leakage current increment come back at the revenge [40]. In this context, nanosheet or nanowire Gate all Around FET (NS/NW GAAFET) structures that are treated to possess the ultimate gate controllability arising from the channel being surrounded by gates have come to the rescue, which are projected to further revive the Moore’s law and sustain the technology to sub-1 nm node [41]. Sparked by the ingenious 3D device structures and the SCEs immunity capabilities of 2D materials, 2D materials-based FinFET or NS GAAFET structures have been put forward and fabricated, from which promising performances have been achieved, showcasing the substantial compatibility of 2D materials with modern semiconductor production line [42–44]. More than Moore’s poses the requirements of multi-functions achieved in one single chip, which can be well fulfilled by 2D materials ascribed to the feasibility of 3D integration of 2D materials-based electronics, both with Si or pure 2D circuits. 2D materials-based sensors, memristor, memtransistor, flexible transistors and radio frequency (RF) electronics can be fused into the computing circuits fabricated with Si or 2D materials to facilitate the boosting of multi-functions to fulfill the diverse demands of modern life thanks to the compatibility of 2D materials with BEOL process of modern semiconductor industry and capability of

3D monolithic integration of 2D electronics, offering new opportunities to cram more functional circuits into one chip [45, 46]. Modern life and ICs pose urgent requirements for faster speed, lower cost, and less power consumption day by day, which lay formidable roadblocks for traditional von Neumann structure where larger latency and power consumption have been wasted in shuttling data back and forth from memory region to computing region, that is the notorious “Memory Wall”, which can be ultimately addressed with Non von Neumann structure where computing is conducted in memory regions. 2D materials-based in-memory computing circuits bode well for reducing power consumption, cost and enhancing operating speed with regards to those based on traditional bulk semiconductors [46].

With numerous efforts have been dedicated to the semiconductor technology based on 2D materials, simple logic circuits have sprung up nowadays which showcase superior merits over traditional bulk Si based circuits in footprint reduction, multi-functions obtainment with reduced electronics counts and power consumption. Simple logic circuits based on 2D materials like inverters, NAND, NOR, OR, ring oscillator (RO), static random access memory (SRAM), or amplifiers all have been achieved up to now, which manifested the merits of proper logic functions, power consumption reduction, multi-outputs originating from the ready tunability of electronics states of 2D materials and what is more, the feasibility to reduce electronic device counts by virtue of multi-input ports of 2D materials with double channels [47–51]. Intriguingly, integrated circuits based on 2D materials that encompass divergent functions in one chip have come into view recently thanks to the inexhaustible endeavors dedicated by researchers all over the world, shedding light on the bright future of 2D materials being fused into semiconductor industry. 3D integration of 2D materials-based electronics and simple circuits purely or with mature Si ICs also cast new light on the further miniaturization for More Moore’ or diverse electronic functions incorporation for More than Moore’s in IC technology [52, 53]. Albeit promising as the achievements seems, there are enormous challenges and restrictions for 2D materials-based circuits to be commercially produced some day in the future. Hitherto, most of the 2D materials-based circuits reported are single logic gates, or more complicated, several logic gates being repeated in large arrays, the research works about completed and sophisticated microprocessors or full functional integrated circuits are rare at the moment [54, 55]. The functions

of the limited works about the completed circuits are far underperforming than those of Si-based ICs, let alone the low yield, disillusionary operation retention time and poor stability of the circuits. Of course, all these obstacles and challenges are ascribed to 2D materials-based circuits being in the nascent stage, which are common for all the new semiconductor materials who are about to step onto the history stage of the semiconductor industry.

This review briefly outlines the inevitable trend of 2D materials being treated as the most potential candidates in future VLSI from below several aspects. Firstly, a comprehensive introduction part give the readers the impression that the further sustainability of modern IC calls for new kinds of novel materials to succeed or complement bulk semiconductors, and fortunately, 2D materials come to the rescue just at the right time; the second part introduces the 2D materials in detail, covering the main 2D materials families according to their electronic or photonic properties; the third part summarizes several main electronic devices based on 2D materials, comprising of their physical mechanisms and current cutting-edge breakthroughs both from more Moore and More than Moore regimes; the fourth part give a brief introduction of modern IC based on 2D materials achieved by researchers both from academia and industry, covering from discrete basic cornerstone inverters, small-scale logic circuits, to large-scale full functional circuits; the final part summarized the challenges and opportunities encountered by 2D materials to be incorporated into the modern IC as a successor or complementary counterpart to bulk semiconductors, the challenges include materials synthesis, discrete device performance boosting, yield improvement and variations decrement of large scale device arrays in IC based on 2D materials. Of course opportunities and hopes exist, blossoming ICs both of more Moore and more than Moore's based on 2D materials which are characterized by ultra-high operating speed, ultra-low power consumption, substantially decreased cost and diverse functions that fulfill the envisions of future life are awaiting somewhere in the future not that far away as soon as the challenges mentioned above are conquered.

2 Two-Dimensional Materials

2D materials have spawn dramatic interests recently attributed to their marvelous electronic properties and a wide range of materials properties covering from insulator,

semiconductor to metal which are readily to fabricate various kinds of van der Waals interfaces for different electronic or photonic purposes [56, 57]. Hitherto, there are several kinds of 2D materials that have been experimentally demonstrated, which are mainly classified into below several family groups who possess their own unique properties: (1) transition metal dichalcogenides (TMDCs), (2) black phosphorus (BP), (3) hexagonal boron nitride (h-BN), (4) mono-element compounds (Xenes), (5) III-IV Transition Metal Chalcogenide and the like. New kinds of 2D materials keeps on emerging thanks to the relentless efforts devoted by researchers both from simulation and experimental regimes, offering a plethora of platforms for various kinds of electronics or photonics [17, 58, 59].

2.1 Transition Metal Dichalcogenides

TMDCs are a group of materials which are intensively studied and demonstrate paramount promises in the regimes of electronics, photonics, sensors and artificial intelligence which have attracted immense interests by virtue of their atomically thin thickness, varying bandgaps between 1 and 2 eV, which can fulfill the requirements of various applications, dangling-bonds free surfaces and relatively larger effective carrier masses that can contribute to leakage current suppression [60]. MoS₂ is the most representative 2D TMDC material whose monolayer form was firstly exfoliated in 1966 by Frindt with scotch tape [61], and was chemically exfoliated 20 years later [62]. Monolayer MoS₂ has a direct bandgap of 1.8 eV, and gradually reduces to an indirect bandgap of 0.4 eV as when it is in bulk form. Thanks to its environmental stability, 2D MoS₂ has been treated as the most potential supersedure or complement to 3D Si in the post Moore's era and widely investigated by researchers both from academia and industry. In the typical crystal structure of monolayer 2D MoS₂, a molybdenum atom lies between two sulfide atoms, jointed together via covalent bonds, constituting a monolayer of 6.5 Å. Whereas, different MoS₂ layers are jointed by van der Waals force, which bodes well for its monolayer 2D form to be exfoliated mechanically or chemically [63]. The burgeoning achievements and bright foreground brought about by 2D MoS₂ ignite immense interests in delving into 2D TMDCs materials manifested by a formula of MX₂, where M stands for transition metal (for example, Mo, W, Re or Ta) who locates between two X

atoms which is on behalf of the chalcogen family element (taking S, Se, Te, and O as examples), jointed by covalent bonds. Just like their counterpart MoS_2 , other 2D TMDCs materials are characterized of direct bandgaps in monolayer, which gradually decrease and change to indirect bandgaps with increasing thickness [64–66]. Attributed to their tunable bandgaps in a reasonable range and relatively large effective carrier mass, 2D TMDCs materials are generally hailed as suitable channel materials in electronics or photonics. In 2011, monolayer MoS_2 was firstly used in a transistor as a channel materials with carbon nanotube as gate, high on/off ratio of exceeding 10^8 , high mobility of $200 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and near ideal SS of 74 mV dec^{-1} had been obtained, perfectly approaching the ideal 60 mV dec^{-1} limit for conventional transistor at room temperature, boasting their feasibility in suppressing short channel effects deriving from 2D materials' ultimate thickness [67]. From then on, tremendous efforts have been dedicated to this research regimes and various stable 2D TMDCs materials have been experimentally substantiated which cover wide range of electronic properties from semiconductor, semimetal, insulator to superconductors attributed to their crystal structures or different constituting M or X elements [65]. The most prevalent 2D TMDC materials that are used as channel materials can be categorized as n type semiconductors as MoS_2 , MoSe_2 , or WS_2 , p type semiconductors like MoTe_2 and WSe_2 who can demonstrates ambipolar transport behavior stemming from its specific band structure [68–70]. Crystal structures have the last words for the electronic properties of specific 2D TMDC materials, which commonly comprise of 2H, 1T, 1T' phase structures depending on their fabrication conditions. 2H phase TMDC materials own the crystal structure of trigonal prismatic, demonstrating semiconductor behavior, while 1T or 1T' phases manifest metallic behavior, offering an additional knob for phase engineering to reduce contact in 2D TMDC materials based electronics [71, 72].

The merits of 2D TMDC semiconductors to be used as channel materials in post Moore' regime lies in their carrier mobility maintenance as thickness reduces to sub-1 nm, which has been plaguing 3D semiconductors whose carrier mobility degrades substantially following the six power law as thickness reduce down to below 5 nm [73]. The reported carrier mobility of 2D TMDC materials lies around $200 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, which is consistent with that of bulk Si, holding colossal promises to be applied in Si based semiconductor industry. Nevertheless, the carrier mobility of 2D TMDC

materials can be seriously affected by interface materials and quality, thus carrier mobility of monolayer 2D TMDC materials is often significantly degraded than their multi-layer or bulk forms attributed to the fact that monolayer 2D materials are more susceptible to interface states due to their ultimate thickness [74]. Encapsulation by h-BN or inserting other buffer layer or introducing strain in 2D TMDC materials is capable to help to reduce the impact of interface states and increase their carrier mobility. Newly found 2D TMDC materials of ReS_2 , NbSe_2 or TaS_2 show superior semiconductor or superconductor behaviors, offering additional platforms for 2D TMDC materials to be used in fundamental research or new kinds of functional devices.

2.2 Black Phosphorus

Black phosphorus (BP) is a typical p type 2D semiconductor with a direct bandgap varying from 0.3 to 2.0 eV as its thickness reduces from bulk to monolayer. In BP crystals, each phosphorus atom is covalently bonded via sp^3 hybridization to three neighbor phosphorus atoms, forming an orthorhombic crystal structure, leading to its semiconductor behavior while different BP layers are jointed by van der Waals force [75]. The crystal structures in x and y directions are also asymmetric, leading to different carrier mobility along armchair and zigzag directions. Albeit it is unstable in atmosphere, its high carrier mobility (over $1000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ in monolayer at room temperature and more than $70,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ in bulk form) still wins itself enormous trials to be used in electronics or photonics [76]. 2D BP materials are potential candidates in high performance logic electronics ascribed to their high carrier mobility and relatively modest bandgaps. A plethora of reported transistors with recorded high on state current and transconductance are made from BP materials [77–79]. Besides, thanks to their readily tunable direct bandgaps and high carrier mobility, 2D BP materials show tremendous potentials in photonics or detectors [80–82]. The prominent roadblock confronted by 2D BP materials to be applied in high performance electronics or photonics is their environmental instability, which endows enormous challenges in fabricating 2D BP based devices stemming from their rapid degradation in environment. Encapsulation via h-BN, oxide materials, or fabricating 2D BP-based devices in vacuum atmosphere or glove box can alleviate the hurdle to some

extent, whereas, radical avenues should be opened up to surmount the challenges ultimately [83, 84]. For another, the readily tunable direct bandgap of BP also provides an additional knob in forming homojunctions that can contribute to sharp and ultra-clean junctions in tunnel field effect transistor, leading to boosted I_{on} without compromising steep switch behavior [85].

2.3 III-IV Transition Metal Chalcogenide

III-V transition metal chalcogenides which are manifested by MX or MX₂ (M possesses the elements of gallium (Ga), indium (In), tin (Sn), thallium (Tl), lead (Pb), and bismuth (Bi)) and X comprises of S, Se, Te, and O) are newly emerging transition metal chalcogenide 2D materials, among which Bi-based 2D chalcogenide materials often behave as topological insulator, while Pb- or Tl-based chalcogenide materials demonstrate as three components, which are rarely considered to be used in semiconductor industry [86]. Ga-based chalcogenides materials comprising of GaS, GaSe, GaTe demonstrate relatively different properties in contrast to 2D TMDC materials, which are manifested by larger bandgaps, with bulk materials possessing bandgaps ranging from 1.7 to 2.5 eV and monolayer demonstrating bandgaps varying from 3.3 to 3.4 eV [87]. The relatively large bandgaps of Ga-based chalcogenides materials offer potential opportunities in being used in optoelectronics working in UV to visible spectrum range. For another, 2D Ga-based chalcogenides materials possess unusual band alignments, resulting in larger effective carrier mass, which contributes to leakage current suppression in ultra-scaled field effect transistors. Unfortunately, attributing to their larger bandgaps and effective carrier mass, carrier mobility is constrained, which lays aside substantial challenges for 2D Ga-based chalcogenides materials to be applied in high speed electronics [88]. Recently, 2D InSe material triggers enormous attentions arising from its high carrier mobility and light effective mass ($\sim 0.14 m_0$). A record high electron mobility exceeding $3700 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ had been obtained in InSe-based FET [89], which gained to $10^4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ in Hall structure via encapsulated by BN and contacted by graphene at liquid-helium temperature [90]. A ballistic 2D transistor with 10 nm channel length made from exfoliated InSe had

been reported, the transistor exhibited a record high I_{on} of more than $1 \text{ mA } \mu\text{m}^{-1}$, an ohmic contact of $62 \Omega \mu\text{m}^{-1}$, SS of 76 mV dec^{-1} and $I_{\text{on}}/I_{\text{off}}$ ratio over 10^8 , a DIBL of 22 mV V^{-1} , indicating perfectly suppressed SCEs [31]. The high mobility and relatively modest bandgap of 1.2 eV make InSe to bode well for high performance logic electronics.

Aside from group III element, group IV element as Sn-based chalcogenide 2D materials have ignited immense attentions thanks to their marvelous properties. SnSe is treated as conspicuous candidate for thermoelectrics attributed to its ultra-low lattice thermal conductivity and high thermoelectric figure of merit [91]. By virtue of its low bandgap of 0.86 eV and small effective carrier mass ($0.14 m_0$ and $0.08 m_0$ for zigzag and armchair direction), 2D SnSe materials show promise in high speed electronics. A best reported 2D SnSe-based transistor demonstrated a high electron mobility of more than $250 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, and a on state current of $0.3 \text{ mA } \mu\text{m}^{-1}$ with a superior on/off ratio of more than 10^7 , providing an additional platform for high speed electronics except for 2D BP, while getting rid of environmental instability issue at the same time since SnSe-based transistor was reported to be capable of maintaining its performance for more than three months, which had been plaguing 2D BP long since [92].

2.4 h-BN and Other 2D Insulator Materials

2D materials-based electronics have been confronted with the challenges of high κ material integration, which has been alleviated more or less thanks to the emerging and incorporation of 2D dielectrics. Hexagonal boron nitride (h-BN) is widely studied and mostly representative 2D dielectric material with a relatively large bandgap of 6 eV and dielectric constant of ~ 5 . The crystal structure of h-BN is characterized by hexagonally linked sp^2 hybridized B–N bonds, h-BN is capable of constituting ultra-clean van der Waals interface with 2D semiconductor channel, which is beneficial for leakage current suppression and switching speed improvement, whereas, the low dielectric constant of h-BN hampers its capability to be reduced to sub-1 nm equivalent oxide thickness (EOT), preventing it from being used in ultra-scaled electronic devices [93]. An alternative pathway is to adopt h-BN in combined with other high κ dielectric materials as

HfO₂, Al₂O₃ or ZrO₂, where h-BN behaves as an interlayer which helps to reduce the interface states between 3D high κ dielectrics and 2D semiconductor channels [94]. Generally, the combined h-BN/high κ oxide dielectrics attest to outperform pure high κ oxide layer on 2D semiconductor channel. For another, ascribed to its robust environmental stability and marvelous flexibility, h-BN is prevalently used as encapsulation materials for 2D materials-based electronics, especially those who are sensitive to oxygen or moisture in atmosphere, such as BP, InSe, or MoTe₂ [95]. 2D materials as graphene or MoS₂ encapsulated with h-BN proved to be feasible to enhance their carrier mobility substantially, the reason lies in the merits of mechanical flexibility and scalability of h-BN contributes to the scattering suppression from substrates [96]. h-BN can also serve as interlayer between 2D source/drain materials and 3D metal layer, contributing to unpinning Fermi-Level and impeding metal induced gap states (MIGS), suppressing trap states and avoiding interdiffusion between contact metal and 2D materials, promising achievements have been demonstrated which consolidate the efficacy of h-BN in helping to reduce contact resistance in 2D materials-based electronics [97].

Whist 2D h-BN possesses the feasibility of forming ultra-clean interfaces between dielectric materials and 2D channels, its low permittivity limits its application in ultra-scaled electronic devices. Thus pursuing for 2D dielectric materials with high dielectric constants is imperative for 2D material based electronics to achieve high performance. Fortunately, hard work pays off ultimately. Recently, 2D van der Waals or quasi 2D van der Waals dielectrics keeps on coming into our view in the regime of 2D materials-based electronics, among which Bi₂SeO₅ and SrTiO₃ are the most promising candidates [98, 99]. Bi₂SeO₅ is generally obtained by layer by layer oxidation of Bi₂O₂Se, which is a newly fabricated 2D material with high mobility. Deriving from the feasibility of gradually transition of 2D Bi₂O₂Se semiconductor material to 2D Bi₂SeO₅ insulator who possesses high dielectric constant of 21, transistors based on 2D Bi₂O₂Se as semiconductor channel and its corresponding high κ native oxide 2D Bi₂SeO₅ as gate dielectrics are promising in achieving high performance by virtue of the ultra-sharp and clean interface between channel and dielectric layer, impeding the interface trap states that can lead to high leakage current and degraded switching behavior. A field effect transistor based on such a material system demonstrated mobility higher than 300 cm² V⁻¹ s⁻¹, on/off ratio over 10⁵ and low

SS of ~75 mV dec⁻¹ at room temperature attributed to the ultra-clean interface between 2D channel and gate dielectric layer, based on which inverters circuits showcased voltage gain as high as 150 [100].

2.5 Graphene, Germanene and Silicene

Graphene was firstly mechanically exfoliated with scotch tape in 2004 by Novoselov and Geim [14]. The emerging of graphene has opened up a new materials platform for both fundamental research and novel electronic or photonic devices, since when diverse 2D materials keep on blossoming and burgeoning with marvelous achievements having been attained. Graphene is a metallic 2D material with carbon elements arranged in a hexagonal structure, which contributes to its novel dirac cone band alignment and environmental stability, making it a super candidate for electrode in various kinds of devices [101]. The carrier mobility in graphene is high, over 10⁴ cm² V⁻¹ s⁻¹ at environment and can reach 10⁵ when suspended [102]. Albeit the carrier mobility in graphene is extremely high, the absence of bandgap prevents graphene from being used in logic devices, which raises a claim for at least 500 mV bandgap to obtain an on/off ratio at any rate over 10⁴–10⁷ to circumvent code ambiguity [103]. Narrowing nanoribbon width provides additional knob to open a bandgap in graphene and transistors based on nanoribbon graphenes have been reported more or less, whereas, narrowing the width of graphene nanoribbon has been faced with massive challenges which encompass both experimental technique limitations and electronic properties degradation [104]. Thus graphene steers its wheel and finds ample scope for its skills that is radio frequency (RF) devices that have no requirements for bandgaps in achieving high cutoff frequency. Graphene-based RF devices demonstrates a high cutoff frequency of hundreds of GHz, only that the oscillation frequency which is key in circuit application remains low, which puts constraints on the application of graphene [105]. Besides, attributed to its superior conductivity and flexibility, graphene has been widely used as electrodes materials in both 2D materials-based electronics and photonics, where the ultra-clean van der Waals interfaces benefit for the alleviation of Fermi level pinning issues in contacts regions [101].

Silicene and germanene are allotropes of the modern semiconductor backbones of silicon and germanium, which also



feature hexagonal honeycomb crystal structures alike that of graphene. Different from the fact that A and B sublattice locates in the same plane, the sublattices in silicene and germanene have a perpendicular angle to the plane, which contributes to a minor bandgap of 1.55 and 23.9 meV in silicene and germanene, shedding lights on their usages in digital logics [106]. For another, the asymmetric crystal structures also offer more opportunities for silicene and germanene to further enlarge their bandgaps via strain, applying vertical electric field or adopting other avenues [107]. The high theoretically predicated mobility of 10^4 – 10^5 $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$, feasibility in further tuning bandgaps and being allotropes of backbone channel materials of silicon and germanium make the two 2D silicene and germanene attractive to researchers in spite of their instability and huge challenges in materials synthesis. Simply put, 2D silicene and germanene are promising candidates for high performance logic electronics thanks to their high carrier mobility despite of the pronounced hurdles lay in front of the massive production of relevant electronics made from them.

3 Electronics Based on Two-Dimensional Materials

With the incessant downscaling of electronics, traditional 3D semiconductors have encountered paramount physical limitations in further scaling down channel thickness to fulfill the requirements of enough gate electrostatic controllability to hinder the increasingly degraded SCEs and worsen leakage currents. The emerging of various 2D materials opens up new avenues for further miniaturization of electronic dimensions deriving from the feasibility of 2D materials in maintaining high carrier mobility with channel thickness thinning down [32]. With numerous endeavors being devoted to the investigation of 2D materials, a myriad of achievements have been achieved in the regime of 2D materials-based electronics, comprising of electronics both from More Moore's and More than More's regimes [108], which will be comprehensively discussed in the below sections to give readers a holistic impressions.

3.1 Electronics for More Moore's

More Moore's regime denotes the era when traditional electronics encounters plateau in its scaling trend, which needs

to be surmounted via adopting new materials or steering to novel device structures. The electronics in More Moore's regime are characterized by enhanced device performance in the context of marginal power consumption, which encompass logic devices and memory devices as well. In logic devices, in order to improve computing speed with dimension downscaling, electronics with new working mechanism, new channel materials or new device structures are desperate for transformative breakthroughs to combat the increasingly degraded SCEs and leakage currents. 2D materials-based electronics of new mechanism comprise of steep slope transistors as 2D materials-based tunnel field effect transistor (TFET), negative capacitance field effect transistor (NCFET), dirac source field effect transistor (DSFET), spintronic field effect transistor (S-FET), ionic impact field effect transistor (I-IFET) as mentioned above. New channel materials mainly focus on 2D materials and carbon nanotubes which stand out among many candidates attributed to their superior device performance and lower power consumption; For another, 2D materials combined with the incumbent prevalently SCEs suppression device structures as FinFET and GAAFET have spawned enormous interests as well. In memory device, except for reducing memory device dimensions to reduce the footprint of memory region to contribute to chip minimization, power consumption of memory devices is poised to be diminished to contribute to the overall power consumption decrement in modern IC chip. 2D material based memory devices possess the feasibility to reduce the supply voltage needed, resulting in diminished power consumption. For another, attributed to the atomic flat surface and transferability of the 2D materials, it is feasible to fabricate double or even multi-gates 2D materials-based electronics, benefiting for providing more inputs or outputs ports, contributing to electronic devices counts reduction in 2D materials-based memory modules, resulting in area-efficiency and power consumption inhibited ICs (Figs. 1 and 2).

3.1.1 Computing Devices

The ceaseless miniaturization of electronics presents relentless requirements for power consumption decrement in the context that device performance keeps on elevating, posing enormous challenges to further scale down supply voltage in accordance with electronic dimensions, which are leveling

off for a long period of time ascribed to the notorious “Boltzman Tyranny” in traditional transistors [109]. “Boltzman Tyranny” denotes the phenomenon that the SS of transistors is incapable of being reduced down below 60 mV dec^{-1} at room temperature stemming from the carrier injection mechanism, which prevents V_{DD} in traditional transistors from being further scaled down, hindering the reduction of power dissipation. Fortunately, the new kinds of electronics FET devices incorporating of TFET, NCFET, DSFET, and I-IFET can fulfill the demands of reducing V_{DD} without trading off device performance via ultra-steep switching phenomena, that is, SS below 60 mV dec^{-1} [110]. What is more, the combination of steep slope FET with novel 2D materials has opened up new avenue for overcoming the fundamental limits of traditional 3D semiconductors based steep slope FETs and expediting commercialization of 2D materials-based electronics [33].

3.1.1.1 2D TFET TFET has undergone a long history, whereas, during which TFETs has been plagued by low on state current ascribed to carrier transporting by band-to-band tunneling (BTBT) mechanism. For another, traditional 3D semiconductors based TFET has been encountered with the hurdles of inferior interfaces laden with trap states which results in leakage current increment, intunable band diagrams, wide tunneling barriers for charge carriers, all of which contribute to I_{on} inferiority in TFET, which is several orders of magnitude smaller than that of traditional MOSFET, posing insurmountable obstacles for 3D semiconductor-based TFETs to be commercialized [111].

The I_{on} in TFET is dominantly determined by the tunneling probability of charge carriers, which can be described as T_{WKB} . The BTBT in TFET can be comprehensively investigated via a Wentzel–Kramér–Brillouin (WKB) approach which defines the tunneling barrier as a triangular shape [112]. According to the WKB approximation, the T_{WKB} , which defines the likelihood of a charge carrier to tunnel from source to channel via transmitting through the triangular barrier, can be described as below:

$$T_{WKB} \approx \exp\left(\frac{-4\lambda E_g^{3/2} \sqrt{2m_t^*}}{3q\hbar(E_g + \Delta\phi)}\right) \quad (1)$$

m_t^* denotes the tunneling mass; q is the electronic charge; E_g represents the bandgap; \hbar defines the reduced Plank constant; $\Delta\phi$ is on behalf of the energy difference between the source valence band maxima (VBM) and channel conduction band minima (CBM); λ refers to the short channel

screen length which is determined by the gate electrostatic controllability over channel. According to Eq. (1), a high tunneling probability, T_{WKB} , which can guarantee a higher I_{on} , is facilitated by a smaller tunneling mass m_t^* , screen length λ and larger $\Delta\phi$ [113].

Attributed to the inferior interfaces brought about by 3D semiconductor materials, larger I_{on} with sub-60 mV dec^{-1} SS in 3D TFET face insurmountable challenges, while fortunately, the emergence of 2D semiconductors has brought in good news for TFET structures, which have been relegated to limbo imputing their infeasibility to improve I_{on} . 2D materials cover a wide range of material types, from insulator, semiconductor to metals, which comprise of a wide range of bandgaps, holding the promise of constituting various kinds of band diagrams to provide the platform for TFET to choose the most favorable one to boost I_{on} . Three common band diagrams are generally formed between heterojunctions constituted by two different kinds of semiconductors, which comprising of staggered, broken and straddled band diagrams, among which the staggered and broken band diagrams are favorable for 2D TFETs, as shown in Fig. 3 [33]. The feasibility of constituting various homo- or heterojunctions between different 2D semiconductor materials opens up new avenues for TFET to obtain low SS and high I_{on} concurrently without compromising power consumption. A myriad of 2D materials-based heterojunction TFETs have been reported with sub-60 mV dec^{-1} SS and intriguingly higher I_{on} that shows promise for fulfilling the requirements set by International Roadmap for Device and System (IRDS) [114–118]. To overcome the density of states (DOS) inferiority in 2D materials, some 3D semiconductors of Si, Ge or 3D BP have been chosen as source materials to constitute a 3D/2D source/channel heterojunction TFET structures, which benefit for superior I_{on} deriving from highly doped 3D source materials and elevated DOSs [119–121]. A relatively highly doped source with narrow bandgap and intrinsic channel with larger bandgap are preferred in 2D TFET device structure design for higher I_{on} and suppressed I_{off} concurrently [121]. For another, 2D semiconductors are featured by easily tuned bandgaps via varying thickness, laying the foundation for constituting ultra-clean homojunctions via the same kinds of materials with different thickness [122, 123]. 2D TFET holds the promise of subduing the hurdles confronted by conventional 3D TFET and achieving higher I_{on} and steep switch simultaneously, paving the way for TFET to be commercialized someday in the future.




Fig. 1 Evolving trend of Integrated Circuits with time, one is more Moore's and the other is more than Moore's, reprinted with permission from Ref. [12, 150, 194, and 256]




Fig. 2 Classifications of 2D materials, mainly comprising of metallic graphene, germanene, and silicene; BP; TMDCs; III-V TMC and insulator h-BN

3.1.1.2 2D NCFET NCFET is another potential “green” transistor with steep switch behavior. By incorporating an additional ferroelectric materials layer during the fabrication of gate electrode, internal voltage amplification effect can be introduced into NCFET structure which contributes to steep switch behavior from on state to off state in NCFET with I_{on} boosted up synchronously. Different from TFET which depends on adopting new charge carrier transport mechanism to obtain sub-thermionic SS, NCFET demonstrates steep

switch phenomenon via making use of the negative capacitance effect of ferroelectric materials inserted in the gate dielectric layer to boost up charge deviation caused by voltage variation, resulting in body factor m to be smaller than 1, leading to sub-60 mV dec^{-1} SS according to Eq. (2), where m is on behalf of the body factor that describes the charge deviation endowed by voltage changing; n is termed as the transport factor that signifies the drain current altering behavior induced by channel surface potential variation; ϕ_s is on behalf of surface

potential of the channel; C_S manifests the capacitance of semiconductor transistor below gate oxide, while C_{gate} signifies the capacitance of the gate, encompassing the combination of dielectric and ferroelectric capacitance [124];

$$\begin{aligned} SS &= \frac{\partial V_G}{\partial \log_{10} I_D} = \frac{\partial V_G}{\partial \phi_S} \cdot \frac{\partial \phi_S}{\partial \log_{10} I_D} = m \cdot n \\ m &= \frac{\partial V_G}{\partial \phi_S} = \left(1 + \frac{C_S}{C_{gate}}\right) \\ n &= \frac{\partial \phi_S}{\partial \log_{10} I_D} = \frac{k_B T}{q} \ln(10) = 60 \text{ mV/dec} \end{aligned} \quad (2)$$

NCFET holds the merits of compatibility with modern semiconductor manufacturing procedure, substantiated by NC-FinFET-based logic circuits demonstrated superior performance than FinFET of the same technology node, which was checked by Wei-Xiang You et al. with the aid of a short-channel NC-FinFET compact model in 2019 [125]. Promisingly as NCFET has showcased in commercial application, hysteresis behavior poses a paramount hurdle in the application of NCFET, aside from a potential instability issue; inability to scaling down ferroelectric materials in proportional to device dimension diminishing and so forth [126]. Fortunately, the hysteresis behavior can be suppressed to a pronounced extent by capacitance matching imposed by tuning capacitance of ferroelectric materials to match well with that of the MOSFET to make sure that the ferroelectric materials work stably in negative capacitance region by confirming that the Gjbbs energy of the composite system comprising of ferroelectric material and dielectric materials possess

one lowest energy at zero voltage point, as demonstrated by Fig. 4a. The ferroelectric capacitance, C_{fe} that can fulfill the expectation of hindering hysteresis behavior and minimizing SS as much as possible must meet the conditions as below according to Fig. 4c [126], $-1 < C_S/C_{OX} < 0$, where C_{OX} is the total capacitance of dielectric and ferroelectric materials and C_S is the capacitance of transistor and is always positive. To guarantee the NCFET to function without hysteresis and possess steep switch behavior, $|C_{OX}|$ should be larger than C_S , and the more the $|C_{OX}|$ is near to C_S , the smaller the SS is. Once $|C_{OX}|$ is substantially larger than C_S , the internal voltage amplification effect gets almost smeared, resulting in negligible steep switching behavior.

NCFET can be categorized either by ferroelectric materials or via gate stack structures. Ferroelectric materials can be divided into organic, perovskite, HfO_2 -based and 2D ferroelectric materials, among which HfO_2 -based ferroelectric materials demonstrate promising potential to be used commercially attributed to the fact that HfO_2 is the prevalent high κ oxide materials used in modern semiconductor industry, while 2D ferroelectric materials who emerged recently demonstrate potential in 2D NCFET to impede surface interface states that lead to both high leakage current and smeared steep switch behavior [127, 128]. For another, gate stacks encompass metal-ferroelectric-semiconductor (MFS), metal-ferroelectric-insulator-semiconductor (MFIS) and metal-ferroelectric-metal-insulator-semiconductor (MF MIS) structures, among which MFIS gate stack stands out deriving from both relatively simple manufacturing process and superior device performance [129].

2D NCFET combine the merits of both NCFET and 2D materials to guarantee the restless minimization of electronic devices. The commonly used ferroelectric materials in 2D NCFET encompass organic ferroelectric materials, HfO_2 -based ferroelectric materials and recently emerged 2D ferroelectric materials [130]. The delicate interfaces between 2D semiconductor channels and 3D ferroelectric materials often result in massive trap states that can smear out the ultra-steep switch behavior, leading to prodigious challenges in achieving sub-60 mV dec^{-1} SS in 2D NCFET [131]. A 2D NCFET with organic ferroelectric materials poly(vinylidene difluoride-trifluoroethylene) (P(VDF-TrFE)) combined with 2D MoS_2 or MoSe_2 channels obtained an ultra-low SS of 24.4 mV dec^{-1} and sub-60 mV dec^{-1} SS over four orders of magnitudes drain current under a drain bias of 0.1 V [132]. Attributable to the prodigious potential




Fig. 3 Schematics of straddled (type I), staggered (type II) and broken (type III) band diagrams [33]

in commercial application of HfO_2 -based ferroelectric materials, 2D NCFETs based on HfO_2 -based ferroelectric materials have garnered monumental attentions. Mengwei Si and coworkers for the first time fabricated a 2D NCFET based on hafnium zirconium oxide (HZO) and 2D MoS_2 channel, a minimum SS of 5.6 mV dec^{-1} and maximum I_{ds} of $510 \text{ uA } \mu\text{m}^{-1}$ with extraordinary on/off ratio had been attained [133]. By transferring MoS_2 channel on top of metal-hafnium zirconium oxide (HZO) ferroelectric-metal structure and varying ferroelectric material thickness, Felicia A. McGuire achieved a minimum SS of 6.07 mV dec^{-1} with an average SS of 8.03 mV dec^{-1} over 4 orders of magnitude I_{ds} , a V_{th} shift in accordance with source/drain overlap capacitance and HZO or HfO_2 thickness variation, demonstrating promising potential in dimensional and V_{th} scaling in 2D NCFET [134]. 2D NCFET based on 3D perovskite ferroelectric material also achieved sub-60 mV dec^{-1} SS by marginally tuning 2D NCFET device structure [135]. Albeit 2D NCFETs with HfO_2 -based ferroelectric materials have witnessed promising achievements, the obstacles in attaining ultra-clean interfaces between 3D ferroelectric materials and 2D channels are still desperate for efforts to be devoted to by researchers to solve. In this context, the discovery of 2D ferroelectric materials is just in time, holding the promise of forming ultra-clean interfaces between ferroelectric material and 2D semiconductor channels with trap states enormously hampered [136]. CuInP_2S_6 (CIPS) and $\alpha\text{-In}_2\text{Se}_3$ are widely used 2D ferroelectric materials in 2D NCFET [137]. Xiaowei Wang and coworkers demonstrated a 2D CIPS-based van der Waals 2D NCFET with SS below Boltzmann's limit

for 7 decades of I_{ds} and minimum SS of 28 mV dec^{-1} , where the expanded scope of I_{ds} for sub-thermionic SS compared with 3D ferroelectric materials based 2D NCFET originated from the ultra-clean interface between 2D CIPS and below 2D semiconductor channel without dangling bonds [138]. Jiyoun Jin et al. demonstrated a dual gated coupled $\text{ReS}_2/\text{h-BN}/\alpha\text{-In}_2\text{Se}_3$ device structure who could function as high-performance non-volatile memory, programmable rectifier, and negative capacitance field-effect transistor and a minimum SS of 24.5 mV dec^{-1} with hysteresis free behavior when NCFET function had been spurred [139]. New kinds of 2D ferroelectric materials have been keeping on emerging in recent years thanks to the incessant endeavors dedicated by researchers, unfolding a new trajectory toward further improving the performance of 2D NCFET, providing monumental potential for 2D NCFET to be used commercially some day in the future [140].

3.1.1.3 Other Kinds of “Green” Transistors Aside from 2D TFET and 2D NCFET that are extensively studied, other kinds of 2D materials-based transistors possess sub-thermionic SS encompass 2D DSFET, 2D S-FET or 2D I-IFET [38, 141, 142]. A 2D DSFET relies on Dirac source materials to filter out high-energy electrons to cut off the Boltzmann tail to obtain a sub-60 mV dec^{-1} SS, as showcased in Fig. 5a [143–145]. The sub-thermionic SS in DSFET arises from the DOS in Dirac materials decreasing rapidly with energy increasing, leading to $n(E)$ super-exponentially decreasing with energy, thus suppressing the high energy thermal tail, which is a prevalent phenomenon in normal source materials whose DOSs are constant or increase in




Fig. 4 **a** Free energies versus charge carriers of ferroelectric, dielectric, and ferroelectric/dielectric heterostructure; **b** S shaped polarization versus electric field curve of ferroelectric material; **c** Capacitance equivalent circuit of NCFET, the C_{ox} comprises of ferroelectric and dielectric materials [126]

accordance with the increasing of energy, resulting in the electron density to decrease sub-exponentially or exponentially with the increasing of energy [143]. Graphene is the most widely studied Dirac source material, and it is hypothesized that gapped graphene can even hinder SS to a smaller value by virtue of the bandgap further hampering the high energy electrons distribution tail, leading to DOSs and $n(E)$ to decrease more exponentially [144]. The on state current of DSFET is dependent on thermionic injection as depicted in Eq. (3) [143], where q is the charge carrier; h is Planck's constant; $T(E)$ describes the transmission probabilities from source to drain; E_{Dirac} denotes the energy of Dirac source material; Φ_B is the Schottky barrier that signifies the energy difference between the source Fermi level E_{FS} and the top of channel barrier. According to Eq. (3), SS can be smaller than 60 mV dec^{-1} when $\Phi_B < E_{\text{Dirac}}$, and attributed to the fact that the thermal injection of carriers determines the on state current, 2D DSFET can circumvent the roadblock of inferior I_{on} encountered by TFET,

$$I_{\text{therm}} = \frac{2q}{h} D_0 \int_{\Phi_B}^{+\infty} dE T(E) |E - E_{\text{Dirac}}| \approx \frac{2q}{h} D_0 \int_{\Phi_B}^{+\infty} dE |E - E_{\text{Dirac}}| \exp\left(\frac{-E}{k_B T}\right)$$

$$\Phi_B < E_{\text{Dirac}} \quad I_{\text{therm}} = \frac{2q}{h} D_0 k_B T \left[2k_B T e^{\frac{-E_{\text{Dirac}}}{k_B T}} + (E_{\text{Dirac}} - \Phi_B - k_B T) e^{\frac{-\Phi_B}{k_B T}} \right] \quad (3)$$

$$SS = \frac{k_B T}{q} \frac{1}{C_1} \left[1 - \frac{k_B T}{(E_{\text{Dirac}} - \Phi_B)} \right]$$

Ever since graphene has been used as Dirac source material in a 2D MoS₂ based DSFET, and an average sub-thermionic SS of 40 mV dec^{-1} over four decades of current has been obtained with a large I_{60} of $40 \mu\text{A } \mu\text{m}^{-1}$, 2D DSFET has gone through a burgeoning and blossoming period of harvesting season, when prodigious kinds of Dirac/cold source materials have been investigated, and various kinds of novel source structures that function like cold source materials have been brought out [145, 146]. Apart from graphene, gapped graphene was consolidated to be capable of working as cold source as well by Fei Liu and coworkers. Furthermore, attributable to enhanced suppression behavior of gapped graphene over the thermal distribution tail brought about by the opened gap in graphene, a steeper switching behavior could be obtained in 2D DSFET based on gapped graphene Dirac source. An improved SS of 29 and 28 mV dec^{-1} had been attained in 2D DSFETs with graphene possessing gaps of 100 and 200 meV than that of 2D DSFET using gapless graphene Dirac source,

whose SS was 57 mV dec^{-1} . And intriguingly, the larger the bandgap in graphene, the smaller the SS was, which was accounted for by enhanced suppression ability over thermal distribution tail with larger bandgap [147]. With a comprehensive materials and device simulation model at atomic level, Juan Lyu et al. suggested that 2D transition-metal dichalcogenides and 2D transition-metal carbides were rich libraries for cold sources materials attributed to their specific density of states-energy relations. According to their simulation results, pristine graphene, doped graphene, Cd₃C₂, T-VTe₂, H-VTe₂, and H-TaTe₂ cold sources based DSFETs with monolayer InSe as channel all could demonstrate SS below thermionic limit of 60 mV dec^{-1} , serving as springboard for further studies to be conducted on low power consumption electronics [110]. Recently, 2D "cold" metal 2H MS₂ (M = Nb, Ta) is speculated to be capable of achieving sub- 60 mV dec^{-1} SS. Simulation results of cold

metals-based MOSFETs with idealized structures demonstrated inspiring results that not only SS of such cold metals sources FETs (CM-FET) attained sub- 60 mV dec^{-1} level, but also I_{on} , cut off frequency f_T and negative differential resistance (NDR) also showcased superior results. NbS₂/MoS₂ CM-FET obtained a peak current of $4110 \mu\text{A } \mu\text{m}^{-1}$, several orders higher than the typical tunneling diodes owing to the broken bandgap structure of NbS₂/MoS₂ heterojunction. The largest peak-to-valley ratio of 1.1×10^6 is obtained by TaS₂/MoS₂ CM-FET with V_{GS} of -1 V at room temperature, providing practical applications for more Moore and more than Moore's developing roadmaps [148]. Aside from 2D materials, 3D cold metals can also be fused with 2D channel materials to make 2D DSFETs that are feasible of making full use of the high density of states of 3D sources and superior electrostatic controllability of 2D channels. In 2023, Ligong Zhang and coworkers checked DSFETs with six kinds of 3D cold metals as sources, which includes three sulfides and three oxides, in combined with monolayer MoS₂ as channel. Quantum transport modeling demonstrated that




Fig. 5 Energy vs density of states distributions of **a** normal and **b** Dirac source materials; **c** Band diagram of Graphene/MoS₂ DSFET at off state [150]; **d** I-IFET device structure schematic and band diagrams for p-I-IFET at on/off state respectively [33]

SS below 60 mV dec⁻¹ spreading over five decades and on state current as high as $5.7 \times 10^2 \mu\text{A } \mu\text{m}^{-1}$ could be obtained in these 3D cold sources based MoS₂ DSFETs, opening up new avenues for 2D DSFETs to boost I_{on} and offering a new territory of Dirac sources for DSFETs to fully delve into the performance potential of 2D materials-based DSFETs [149]. Other kinds of novel device structure as of GAA structure has been terrified to be capable of being combined with 2D DSFET structure to obtain steeper SS by virtue of Dirac source's filtering effect and high I_{on} deriving from boosted gate controllability brought about by GAA structure [150]. What is more, theoretically, the 2D DSFET device structures are feasible of combining with other kinds of "green" transistor mechanism to fabricate 2D DS-NCFET [151], 2D DS-TFET and moreover, holding enormous potential to further minimize transistor dimensions with power consumption suppressed and sustain Moore's law to even advanced technology node.

2D I-IFET makes full play of the famous avalanche breakdown phenomenon to achieve an abrupt off state to on state transition, resulting in an ultra-small SS. Concisely, avalanche breakdown depicts a phenomenon that an electron or hole with high kinetic energy originating from high electric field collides with lattice atom and impact its electrons or holes into free ones, and the kicked out electrons or holes further impact and ionize more free electrons or holes under the acceleration of an electric

field, leading to an avalanche breakdown phenomenon and abrupt current multiplication. Attributed to the carrier multiplication effects and the abrupt and rapid function of electric field, I-IFET is characterized by high on state current and ultra-low SS, which have garnered monumental interests to I-IFET by virtue of its potential application in high performance low power consumption electronics [152]. The common structure of an I-IFET is a p-i-n or p-n diode structure, as demonstrated in Fig. 5d below, when $V_{gs} < V_p$, the electric field is not strong enough to stimulate avalanche breakdown effect, thus the I_{ds} is dominated by the inverse drain current of the diode, which is limited to a small value, resulting in an ultra-low leakage current. As V_{gs} increase to above V_p , avalanche breakdown phenomenon takes place abruptly and violently, leading to an ultra-low SS and high I_{on} . Generally, in p-i-n I-IFET structure, the intrinsic region functions as a place where avalanche breakdown phenomenon takes place and tunes the length of the channel, eventually assisting in reducing bias voltage applied [142]. The 2D I-IFET combine the merits of high I_{on} , small leakage and ultra-low SS possessed by I-IFET and the feasibility of reducing supply voltage required to spur carriers' avalanche breakdown phenomenon, thus holding promising potential to renew ardors to 2D I-IFET to be used in low power consumption circuits [153]. Similar to 2D TFET, the fabrication process of 2D I-IFET also has been complicated by the asymmetric

source/drain doping species, and what is more, the supply voltage of 2D I-IFET is high attributable to the fact that avalanche breakdown requires high electric field to ignite, contracting to the low power consumption purpose set by modern electronics, thus a plethora of endeavors have been devoted to decrement V_{gs} required in 2D I-IFET and promising achievements have been attained [154–156]. More attempts are needed to be dedicated to further diminish the supply voltage needed to trigger avalanche breakdown in 2D I-IFET to make it more appropriate to be used in modern low power consumption electronics.

3.1.1.4 2D FinFET and 2D GAAFET The incessant miniaturization of electronic transistors has hastened parturition of 3D transistor structures, encompassing the prevalent FinFET at present stage and GAAFET structure for the upcoming technology node. FinFET structure has been adopted to ameliorate the increasingly degraded SCEs and leakage currents coming along with the scaling down of channel length in planar transistor at 21 nm technology node [40]. Encouragingly and promisingly, the increment of gate number brought in by 3D FinFET structure has enhanced gate electrostatic controllability over channel, resulting in SCEs suppression and leakage current inhibition, guaranteeing the sustainability of Moore's law further beyond 5 nm technology node [157]. The efficacy and achievements of adding gates number in suppressing SCEs and leakage current corroborated by FinFET structure have further incubated the GAAFET device structure, which is noted by its ultimate gate electrostatic controllability brought about by gates surrounding around the channel region. As one would expected, GAAFET structure has been proved to be more effective and testified itself to be feasible to further push the Moore's law to sub-1 nm node [158]. As a matter of course, it is natural to combine 3D device structures with 2D semiconductor channels to realize the full functions of both their merits, that is, the superior gate electrostatic controllability coming along with 3D device structures and the SCEs immunity capabilities brought along by 2D semiconductor channels. In 2014, Kausik Majumdar et al. firstly checked the ballistic performance of an TMD-based FinFET structure with an ultimate gate length of sub-5 nm with simulation method, and found that an intact electrostatic integrity still remained in TMD based FinFET transistor at such limited gate length conditions, showing pronounced potential of 2D materials-based FinFET devices for ultra-low-leakage current applications with small footprint, excellent energy efficiency, and moderate performance [159]. The next year, Min-Cheng Chen and his coworkers demonstrated

a 4 nm TMD-based FinFET with back gate control for the first time, showcasing TMD could potentially provide sub-1 nm thin monolayer body for 2 nm technology node [160]. Enormous endeavors have been dedicated to fabricate 2D materials-based FinFET devices that are compatible with modern semiconductor industry fabrication process. In 2019, Yu Pan et al. presented a MoS₂ transistor with 10 nm gate length and p-doped Si fin as back gate electrode, which showed process compatibility with conventional Si-FinFET manufacturing process flow and marked the first time to realize large-scaled fabrication of arrayed MoS₂ transistors. The MoS₂ transistor comprised of a monolayer thin MoS₂ channel of 0.7 nm, exhibiting super switching characteristics and large on/off ratio of over 10⁶, showing great promise of incorporating ultra-thin 2D materials into modern semiconductor industry [161]. In 2020, Mao-Lin Chen and coworkers fabricated a FinFET with one atomic layer fin, which was obtained by a template-growth method that fitted with different kinds of 2D crystals to isolate into monolayer in a vertical manner. The FinFET with one atomic layer thin fin presented an on/off ratios reaching 10⁷, shedding light on further diminishing fin width to atomic limit, holding promise to obtain electronics with larger integration density and lower power consumption [162]. In 2023, Hailing Peng and his research group members fabricated vertically aligned arrays of 2D Bi₂O₂Se/Bi₂SeO₅ epitaxial fin-oxide heterostructures, as demonstrated in Fig. 6a which demonstrated high electron mobility of 270 cm² V⁻¹ s⁻¹, ultra-low leakage current of 1 pA μm⁻¹, high on/off ratio up to 10⁸ and high on-state current of 830 μA μm⁻¹ at 400 nm channel length, opening up new avenues for further extending Moore's law. The native oxide of Bi₂SeO₅ had been obtained by layer by layer oxidation of 2D Bi₂O₂Se, which provided additional knob to obtain ultra-clean interface between 2D semiconductor channels and dielectric layers, paving avenues for eschewing the massive interface states commonly existing between 2D semiconductor channels and deposited 3D dielectric layers [163].

Aside from 2D materials-based FinFET structure, recently, 2D semiconductors have also been introduced into GAAFET (termed as 2D MBCFET) device structure to harness the ultimate gate electrostatic integrity of GAA gate structure and the SCEs immunity attributes of 2D materials. In 2018, Ruiping Zhou and Joerg Appenzeller demonstrated a 3D integrated multi-channel MoS₂ FET device, the MoS₂ channels were surrounded by double gates and the two-stacked MoS₂ channels shared a common gate, which possessed the merits of super gate controllability brought in by GAA gate structure and the SCEs suppression capabilities

coming along with the ultimate thickness of 2D semiconductor channels. Promisingly, the 2-stacked MoS_2 device showed a high on state current of $535 \mu\text{A} \mu\text{m}^{-1}$, rivaling that of the recorded highest value, and an ultra-low leakage current of below 1 pA at V_{ds} of 1 V [164]. From then on, 2D material based multi-channel stacked device structures have witnessed burgeoning developments, and thriving achievements have been obtained, all of which have showcased high driving current and lower leakage current attributed to enhanced gate electrostatic integrity and ultra-thin channel thickness [44, 165, 166]. In 2021, Peng Zhou's research group demonstrated a two-channel stacked MoS_2 based GAAFET structure, the MoS_2 channels both had thickness of 2 nm , and the normalized drive current of $23.11 \mu\text{A} \cdot \mu\text{m}^{-1}$ in each channel exceeded that of 7-level-stacked Si MBCFET, with a ultra-low leakage current of only 0.4% of that of Si MBCFET, exhibiting the superiority of 2D channel materials in superseding Si in MBCFET, unfolding a new trajectory toward further expending Moore's law [44]. In 2022, Hitesh et al. investigated a 3-level stacked MoS_2 based MBCFET for the first time via simulation, where

each channel was double-gated. The 3-level stacked MoS_2 MBCFET showcased a high saturation current of $174.9 \mu\text{A}$, with a near-ideal SS of 63 mV dec^{-1} and a high on/off ratio of over 10^8 , demonstrating a boosted current without compromising electrostatic control [167]. In the same year, Peng Zhou and Wenzhong Bao's research group firstly fabricated large-scale MoS_2 -based 2-level stacked MBCFET by virtue of 2D materials' merits of stackability, atomic thickness and marvelous electrical properties, the drive current of two-level stacked MoS_2 MBCFET could reach up to $60 \mu\text{A}$ under 1 V bias, they also came to the conclusion that 2D MBCFET possess superior carrier mobility and SS, showing potential application in future semiconductor technology node [168]. In 2023, Xiong Xiong et al. fabricated 2-monolayer- MoS_2 -stacked GAAFETs on large scale, where GAAFET with channel length of 100 nm demonstrated I_{on} over $400 \mu\text{A} \mu\text{m}^{-1}$ per channel footprint at V_{ds} of 1 V and low contact resistance of $0.77 \text{ k}\Omega \mu\text{m}^{-1}$. The performance evolution trend was testified via checking hundreds of devices with various channel lengths, demonstrating the potential of




Fig. 6 **a** A $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$ 2D FinFET device schematic [163]; **b** A 2-layer-stacked MoS_2 MBCFET schematic and **c** the detailed profiles perpendicular to and along the channel directions [44]; **d** 3D schematic and **e** cross-section schematic of a MoS_2 MBC-FET, **f** cross-section high-resolution transmission electron microscopy (HRTEM) image of MoS_2 MBC-FET [168]

monolithic integration of large-scale 2D materials thanks to their stackability and atomic thickness [169].

3.1.2 Memory Devices

Except for logic devices, the unremitting minimization of IC requires the memory region to be reduced as well. Memory devices are categorized into volatile and non-volatile types. Volatile memories are represented by dynamic random access memory (DRAM) and static random access memory (SRAM) who are characterized by high read and write speed while constrained by lower retention time that needs to be refreshed regularly by external power supply, resulting in a waste of energy. Non-volatile memories mainly comprises of flash, phase change memory (PCM), and ferroelectric resistor access memory (FRAM) who take the advantages of long retention time (longer than 10 years) even without power supply while suffer from lower data extracting speed, which limits their applications in computing process unit while can serve as movable disks that are indispensable in modern life. The relentless minimization of IC also set constraints and challenges for memory devices, that is, more dense, higher speed, longer retention time, and less power consumption concurrently. Thanks to their ultimate atomic thickness, 2D materials outperforms traditional 3D semiconductors in feasibility to reduce supply voltage to reduce power consumption effectively. On the other hand, the super stackability of 2D materials casts a new light on obtaining more inputs or outputs terminals in one single devices by leveraging the double surface of 2D materials, offering the opportunities to reduce device numbers in memory modules, thus reducing power consumption and footprint concurrently. The leakage current suppression ability of 2D materials ascribed to their ultimate thickness contributes to power consumption reduction. Thorough discussions of 2D materials-based volatile memories of DRAM, SRAM and typical non-volatile memory of flash have been comprehensively discussed below to give readers concise impression on 2D memory devices, and the non-volatile memories of PCM, FRAM which hinged on specific materials will be discussed in forthcoming work which specifies on memory device summary later.

3.1.2.1 2D DRAM DRAM is featured by a capacitor in combined with a transistor that contribute to footprint reduction, where the logic signal is stored in the capacitor, whose

high speed of charging and discharging contributes to high read and write speed of DRAM while needs to be refreshed regularly by external supply power, resulting in power dissipation increment. As the semiconductor technology node evolves, the increasingly degraded SCEs brought about by device dimension down-scaling lead to leakage current increment, which is imperative to be addressed promptly by steering to new materials that are immunity to SCEs and capable of inhibiting leakage current. 2D materials are famed for their capabilities to counter SCEs and impeding leakage current attributed to their ultimate thickness, thus 2D materials-based DRAMs have engendered marvelous interest [170]. Among the many 2D materials, 2D TMDCs are widely considered as potential candidates to supersede or complement 3D Si in the future semiconductor industry, the ultra-low leakage current obtained in 2D TMDCs based MOSFETs has motivated the researchers to fuse them in DRAMs which mainly pay attention to transistor's leakage current suppression ability. Chaitanya U. Kshirsagar et al. firstly fused a MoS₂ 2D FET in a DRAM structure to leverage its ultra-low leakage current stemmed from the high bandgap of 1.8 eV in monolayer MoS₂, which gave rise to leakage current as low as ~1 fA in DRAM circuits. For another, the retention time for 1 T/1C and 2 T gain cell memory devices reached as high as 0.25 and 1.3 s, showing dramatic potential in power consumption reduction [171]. Yin Wang et al. demonstrated a 2-transistor-1-capacitor (2 T-1C) configuration in 2021 based on monolayer MoS₂ transistor and a metal-insulator-metal (MIM) capacitor, where 1 T-1C configuration functioned as a DRAM memory region while another transistor acted as the computing region. The 2 T-1C configuration demonstrated a multi-level voltage stages on the capacitor and long retention time thanks to the ultra-low leakage current of MoS₂ transistor. They found that this 2 T-1C unit incorporating of computing and memory regions concurrently could function as a small in-memory computing circuit, offering potential opportunities to be integrated into future 3D dense lower power consumption circuits [172]. Using Monte Carlo simulation method, Mahdiye Raoofi and Morteza Gholipour compared a 2D TMDFET based DRAM with a Si-MOSFET based DRAM at the 16 nm technology node with fair conditions for different technologies, by evaluating the different performance of a digital circuits, they drew the conclusion that TMDFET-based DRAM consumed overall high power and demonstrated high variability than Si-MOSFET-based DRAM, whereas, TMDFET-based DRAM had higher timing characteristics [173]. In all, the overall researches about 2D DRAM manifested inspiring results, further endeavors are waited to be dedicated to the evaluation of their per-



formance and limitations to further consider their value in lower power dense circuit application.

3.1.2.2 2D SRAM A typical SRAM comprises of 6 transistors, where four of them function as two cross-coupled inverters to store data while two of them act as access devices during the read and write procedures. Traditional SRAM based on Si transistors possesses a high speed arising from the high on/off ratio and large on-state current of transistors, the demerit of traditional semiconductor materials based SRAM is their large footprint attributed to unchangeable transistor numbers, leading to a large amount of power consumed. Attributed to their multi-input terminals of 2D materials-based transistors and ultra-low leakage current brought about by their ultimate thickness, 2D FET holds the promise of constituting SRAM with reduced transistor numbers, offering the opportunities to diminish power consumption and realize area-efficiency prominently. The first 2D SRAM was fabricated by exfoliated bi-layer MoS₂ operating at D-mode (with negative V_g) and E-mode (with positive V_g), both of which showcased high on/off ratio over 10^7 and high on-state current of exceeding $23 \mu\text{A } \mu\text{m}^{-1}$ at V_{gs} of 2 V and V_{ds} of 1 V attributed to high quality of bi-layer MoS₂ brought about by mechanical exfoliation manner. The SRAM was constructed by a pair of cross-coupled inverters, which functioned as a stable memory cell [174]. A first WSe₂-based CMOS SRAM was demonstrated in 2018, where a total of 6 transistors with chemically doped *p*-type 2D WSe₂ transistor and electrostatically doped *n*-type WSe₂ FET had been combined to construct a typical SRAM. By electrostatically controlling the doping level of the extended source/drain of the *n*-FET, noise margins could be suitably tuned to resolve the write/read conflict issues. As a consequence, the SRAM could operate stably at low voltage of 0.8 V [175]. Attributed to the two surfaces that can be used as input/output terminals, 2D materials provide the opportunities to decrease transistor numbers to attain the goal of reducing power consumption and footprint of SRAM without compromising its performance. For another, novel 2D SRAM structures keep on springing out attributed to a large abundance of 2D materials types. In 2019, Jiayi Li et al. fabricated a 2-transistor-2-resistor (2T2R) SRAM with 2D MoS₂, whose two surfaces were both used as channels to augment input/output terminals, resulting in footprint reduction than conventional 6 T SRAM cell. The 2T2R SRAM exhibited stable read/write operations with 32.6%, 50.2% noise margins and 0.035, 0.036 μW power via optimizedly adjusting resistance and supply voltage conditions, showing potential in lower power consumption and area efficient chips applications [176]. In 2021, Fan Wang et al. demonstrated a symmetrical 4 transistor-2 resistor (4T2R) and skewed 3 transistor-3 resistor (3T3R) SRAMs based on two-surface-channels MoS₂ transistor for

in-memory-computing purpose, where the symmetrical 4T2R SRAM and skewed 3T3R SRAM were solidified to be capable of realizing in-memory XNOR/XOR and NAND/NOR computations respectively, as depicted in Fig. 7c. The two kinds of two-surface-channels MoS₂ transistors-based SRAMs consumed less transistors than conventional typical 6 T SRAM, holding substantial promise in fabricating low power consumption, highly area-efficient and multifunctional computing chips [177]. The relentless development and plethora achievements achieved in 2D materials-based electronics also shed light on the evolution of 2D memory devices. Following the successful demonstration and efficacy in achieving area-efficient and lower consumption IC of 2D SRAM, in 2020, Guangyu Zhang's research group realized large-scale 2D SRAM fabrication with a CVD grown 4-inch-scale monolayer MoS₂, which demonstrated two stable operation states attributed to the superior performance of discrete MoS₂ FET who showed ultra-high on/off ratio of 10^{10} , high current density of $\sim 35 \mu\text{A } \mu\text{m}^{-1}$ and high carrier mobility of $55 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ [178]. To evaluate the application potential of 2D SRAM, a simulation research performed by Yu-Cheng Lu et al. compared the 2D materials- and Si-FET-based SRAMs across various technology nodes across from 16 to 1 nm and verified that the 2D FET-based SRAM outperformed Si FET-based SRAM in terms of stability, operating speed and energy efficiency at all technology nodes checked. They used calibrated WSe₂ p-FET and MoS₂ n-FET to constitute the 2D FET-based SRAM. They found that at ultra-small technology node, take 1 nm as an example, 2D FET exhibited lower capacitance, leading to reductions in access time, write time and dynamic power by -16% , -60% , and -72% , respectively, in cell. The obtained simulation results underscored the superiority of 2D materials-based transistors in ameliorating the performance degradation problems brought by dimensions downscaling of 3D semiconductors, showcasing the pronounced potential of 2D FET in application in more advanced technology nodes, offering an new avenue to fabricate high performance low power consumption IC chips [179].

3.1.2.3 2D Flash Flash memory, which is also termed as floating gate memory, is a common non-volatile memory, where the information storage is hinged on the transistor conductive characteristics variations tuned by an additional floating gate. Flash has a reputation for long retention time, high data storage capacity and superior data endurance, leading it to be prevalently used in movable data storage devices. A typical floating gate memory transistor is as depicted in Fig. 7d, which mainly encompasses a control/floating gates, a blocking/tunneling dielectric layer and a channel layer, where a floating gate lies between tunneling and blocking dielectrics and is charged or “erased” by the

control gate. The flash memory store information depending on V_{th} shifting incurred by the applied control voltage. The working mechanism of a typical floating gate memory based on MoS_2 channel/h-BN tunneling layer/multilayer graphene (MLG) floating gate layer/ SiO_2 blocking dielectric/Si control gate [180] is as following: at initial stage, a sufficiently negative voltage is applied on the Si control gate to “erase” the stored charges to make the memory to return to its original “-1” state. Then a positive voltage is applied on the back Si control gate, when the positive voltage is sufficiently high, electrons in the MoS_2 channel will tunnel into the floating gate, leading to the subthreshold voltage (V_{th}) to

rightly shift from state “-1” to state “0”. Generally, the blocking dielectric is thick to contribute to a long retention time of charges in floating gate, namely, superior non-volatile characteristics. The tunneling dielectric should be optimizedly tuned to make it to be feasible of retarding reverse tunneling after the applied voltage has been removed to maintain the retention performance, whereas, it should not be too thick, otherwise insufficient tunneling takes place, which results in small programmable speed. Traditional flash has been encountered with scaling challenges nowadays as semiconductor industry enters into sub-5 nm technology node, where bulk Si channel suffers from promptly




Fig. 7 **a** Circuits schematic and Optical image of 1 transistor-1 capacitor (1 T-1C) DRAM made from MoS_2 transistor and metal-insulator-metal (MIM) capacitor; **b** Illustration of 1 T-1C DRAM operation showing input and output signals [171]; **c** Symmetrical 4 transistor-2 resistor (4T2R) and skewed 3 transistor-3 resistor (3T3R) SRAMs computing-in-memory circuits with XNOR/XOR and NAND/NOR operations [177]; **d** 2D materials-based floating gate memory device with MLG as floating gate, MoS_2 as channel, h-BN as tunneling layer, and **e** corresponding transfer characteristics of the device controlled by the back gate [180]

deteriorated carrier mobility attributed to dangling bonds scattering at ultra-thin thickness paradigm, leading to low operating speed. The degraded gate-coupling ratio and higher Si/SiO₂ tunneling barrier contributing to shorter retention time and low extinction ratio. All of the limitations mentioned above constitute a pronounced hurdle for Si based floating gate memory to be used in low power consumption electronic circuits. The emerge of 2D materials-based flash memory sheds light on resurrecting the ardors to flash memory devices to ignite substantial attentions to be paid to them. 2D materials-based flash memory has gone through a long developing history. Simone Bertolazzi et al. demonstrated the first MoS₂ based floating gate memory device with multilayer graphene (MLG) sandwiching between two HfO₂ layers and monolayer MoS₂ as channel. A 10⁴ difference between memory program and “erasing” states was attained thanks to the superior sensitivity of monolayer MoS₂ to the charges in floating gate, paving the way for delving into the territory of 2D materials-based non-volatile memory devices [181]. In the same year, Min Sup Choi and coworkers fabricated all 2D materials-based floating gate transistors with large hysteresis that functioned as non-volatile memory devices. Graphene and MoS₂ were used as channel and charge trapping floating gate with h-BN functioning as tunneling layer. They demonstrated controlled hysteresis and conductance polarities via changing the thickness or stack orders of the 2D materials, all of which manifested high mobility, stable retention, large on/off ratio and memory window, offering new avenues to fabricate flexible and transparent memory devices using atomically thin 2D materials [182]. MLG is favorably adopted as floating gate attributed to its high density of states independent of the layer numbers, additionally, MLG as floating gate can avoid the ion diffusion problems which are common in metal gates, suppressing leakage current and improving retention performance. Oxide materials also can be used as floating gate in floating gate memory device. In 2016, Qi Feng and coworkers demonstrated a non-volatile charge-trap memory device based on a few layer BP channel and a 3D Al₂O₃/HfO₂/Al₂O₃ charge-trap gate stack. An unprecedented memory window exceeding 12 V had been attained deriving from the conspicuous charge trapping ability of high κ HfO₂. The high program/“erase” current ratio, large memory window, stable retention and high on/off current ratio showcased the merits of combination of traditional high κ oxides with 2D materials to fabricate non-volatile memories, providing new avenues to build flexible, transparent and high performance 2D materials-based memory devices [183]. The researching goal of 2D materials-based flash device is to obtain higher operating speed, longer retention time, higher packing density, and multi-states that

can contribute to lessen device counts for footprint reduction when constituting circuits, posing requirements for sharp interfaces with defect states suppressed, reasonably thick tunneling layers for charges to tunnel through with inverse tunneling suppressed, high capacitance blocking layer and sensitive channels that changes evidently with the presence of charges in floating gate. Nowadays, record low operating speed of 20 ns has been obtained in a MoS₂/h-BN/MLG/h-BN/MLG all 2D flash and a MoS₂/h-BN/MLG/SiO₂/Si 2D flash, the all 2D materials-based flash showcased better endurance and retention performance than the Si/SiO₂ based 2D flash memory attributed to ultra-sharp interfaces formed between MLG and h-BN layer, demonstrating the prodigious potential of 2D material based flash in application in low power consumption, high performance electronics [180, 184]. Reducing the supplied voltage applied on control gate to trigger erasing and writing of the floating gate by channel to comply with low power consumption purpose of modern semiconductor industry is another research focus of 2D materials-based flash devices, which has long been a monumental roadblock that plagues traditional flash which mainly comprises of high κ oxide or thick SiO₂ as blocking or tunneling layers, posing rigorous requirements for driving voltage, whose downscaling lag has been dragged by the thick oxides materials. The straight forward avenue to reduce supply voltage is to diminish the thickness of blocking layer, whereas, the thinning down of blocking layer generally results in shortened retention time attributed to the possibility of breakdown of blocking layer or leakage current escalating caused by large supply voltage. Thus, retention time maintenance should reach compromise with supply voltage reduction contingent upon reducing blocking layer thickness [185]. With the development of 2D materials, 2D floating gate memory devices have been granted additionally enticing functions. Attributed to large memory window obtained, 2D materials-based floating gate memory devices possess the potential of storing multiple bits per memory cell, offering promising potential for ultra-high-density information storage [186]. A recently presented 2D floating gate memory device based on ultra-thin platinum disulfide (PtS₂)/h-BN/MLG van der Waals heterojunction with atomically sharp interfaces showcased superior performance of ultrafast operations, a high on/off ratio (10⁸), extremely low operating voltage, robust endurance (10⁵ cycles) and retention time exceeding 10 years. Additionally, the reversible switch between positive photoconductive and negative photoconductive under different conditions could be achieved in the as fabricated 2D flash memory device, demonstrating the potential of fusing sensor-memory-computing [187]. In 2024, Thi Phuong Anh Bach and coworkers presented a 2D Te-based floating-gate device

with excellent performance metrics of high switching on/off ratio ($\sim 10^6$), significant endurance (> 1000 cycles) and impressive retention ($> 10^4$ s). Furthermore, the narrow bandgap of 2D Te endowed the floating gate device with broadband programmability from the visible to the near-infrared regions at room temperature. Moreover, multi-bits storage could be attained in the 2D Te-based floating gate device when different gate voltages, light wavelength and laser powers were applied, demonstrating the potential applications of 2D Te-based floating gate devices in optoelectronic memory [188].

2D materials-based floating gate memories not only showcase promising potentials to fabricate high density, low power consumption and high speed non-volatile memory devices, but also present promises to grant new functions to modern ICs thanks to their marvelous electronic and optoelectronic properties. Albeit enormous achievements have been attained on enhancing the speed of the memory, escalating packing density, and enabling multi-bits storage in a single memory device to make area efficient in 2D floating gate memory devices, the endurance and retention performance of 2D flash are generally inferior to that of the traditional floating gate memory devices. The main obstacle lies in that high quality and homogeneous 2D materials are lack at the moment. The defects in 2D materials which are unavoidable at the moment with the present synthesis techniques will finally contribute to the failure of the device, while the inhomogeneity of 2D materials will lead to device-to-device, and cycle-to-cycle variation, resulting in low yield, hindering their usage in circuit fabrication. The large contact resistance, immature transferring or fabricating techniques and inefficacy in pursuing van der Waals high κ blocking or tunneling layers integration, all these limitations pose monumental challenges for 2D flash memory devices to conquer. Fortunately, the destination is luciferous and full of wonders, which deserves substantial endeavors to be devoted to reach to.

3.2 Electronics for More than Moore's

In the context of the persistent down-scaling trend of modern electronics, another More than Moore's trend stepped under the spotlight except for Moore's development road for modern electronics. More than Moore's refers to the concept that electronics of various functions are integrated into a same IC chip to obtain more functions to fulfill the

diverse requirements raised by modern life. By optimizing the integrated circuit design and computing algorithm arrangements, more functional applications can be obtained in the same chip aside from diminishing electronics dimensions. The discrete electronics in the More than Moore's regime mainly encompass memristor, memtransistor, sensors, flexible electronics and RF transistors. The recently prevalent memristor and memtransistor are pivotal in in-memory-computing (IMC), which dedicates to circumvent the "memory wall" (A concept that describes the computing time is shorter than the data shuttling time between memory and computing region, which results in energy and latency consumption waste.) issue which has been deteriorated to increasingly unbearable extent in von Neumann Architecture, or neuromorphic computing which fulfills the requirements of modern artificial intelligence computing [189]. Flexible transistors emerge as one of the core parts of modern ICs in the context that the wearable and fordable electronics come into the modern people's life to offer more convenience. 2D materials-based sensors have garnered colossal attentions due to their large surface-to-volume ratio which are beneficial for higher sensitivity to light, gas or other analytes to be detected. With the advent of 5G or even 6G communication, RF transistors have ignited enormous interests with the increasing demand for greater bandwidth in communication systems, it is urgent that RF transistors can keep their operating frequency surging on pace with communication bandwidth evolution. 2D materials-based RF transistors offer new avenues to broaden the bandwidth attributed to their high carrier mobility and large drive current obtained with the scaling-down of transistor dimensions. Herein, the device physical mechanism and the current status of the devices mentioned above of More than Moore's regime based on 2D materials will be discussed thoroughly in the manuscript below to give the readers an holistic concept of the more than Moore's devices.

3.2.1 2D Memristor and Memtransistors

A memristor device generally comprises of three layer, a bottom/top electrode and a passive electric interlayer that possesses resistive switching behavior, as demonstrated in Fig. 8a below. The working mechanism of memristor is as below: initially, the interlayers are in high resistance state (HRS) due to their insulating or semiconducting behaviors,

after applying a voltage between two electrodes, a current conductive path forms which substantially reduces the resistance of the interlayer, resulting in a low resistance state (LRS). Generally, the interlayer in traditional memristor is oxide, encompassing hafnium oxide, titanium oxide, tantalum oxide or phase change materials which can undergo numerous read/write cycles without damage, that is, ultra-high endurance and stability [190, 191]. Whereas, traditional memristors suffer from limitations that constrain their applications in modern IC chip. Memristors based on metal oxides are plagued by device-to-device or cycle-to-cycle variation issues which limit their applications in neuromorphic computing [192]. Memristors based on phase change materials encounter high power consumption brought about by large supply voltage needed for phase changing [193]. 2D materials-based memristors stand out and cast new light on neuromorphic computing and in-memory computing attributed to their lower power consumption deriving from their ultimate thickness, a large abundance of materials types that are feasible of fulfilling various kinds of requirements of modern integrated circuits [194]. For example, h-BN based memristor was proven to be capable of realizing small device-to-device and cycle-to-cycle variations, which might be due to the overwritten of defects by most conductive defects, making it less sensitive to defect formation during device fabrication [195]. The superiority of repeatability of h-BN-based memristor offers it the opportunities to be fused into neuromorphic computing technology. Whereas, 2D TMDC-based memristor showcased larger device-to-device and cycle-to-cycle variations which might stem from the high defects states formed during device fabrications which contributed to stochastic conductive filaments formation [196]. Fortunately, these memristors with high working variations are popular in probabilistic systems, where processing variations are sources of randomness and are highly welcomed. For another, still much efforts have been devoted to reduce the working process variation problems of 2D TMDCs-based memristors attributed to the more mature device manufacturing process and large amounts of materials types, and promising improvements have been obtained [197]. The large abundance of materials types of 2D materials family results in different working mechanisms of 2D memristors, encompassing filaments formation, defect migration, phase change, photon response and ferroelectricity, among which filament formation and defect migration are most prevalent [198]. Figure 8d showcased a typical

filament formation phenomenon in 2D memristor device, where the conductive components generally originate from the metal electrodes whose atoms penetrate into the interlayer under the supply voltage. Initially, the insulator layer without filament formation works in HRS without applied voltage, when a supply voltage high enough has been exerted on the electrode, the metal atoms from the electrode penetrate into the interlayer and form a conductive filament, which lead to an abrupt transition to LRS, whereas, when an sufficient inverse voltage is adopted, the formed conductive filament ruptures and the interlayer returns to HRS again [199]. Theoretically, conductive filament formation and rupture working mechanism in 2D memristor generally leads to relatively high process repeatability attributed to the priority on formed conductive path chosen by conductive metal elements from electrodes when the 2D materials have been optimizedly engineered. Defects migration, mainly comprising of vacancies and grain boundaries, is another 2D memristor working mechanism widely exist in 2D memristors. Attributed to their migration nature, the transition from HRS to LRS is not as abruptly as 2D memristors whose working mechanism is filament formation and rupture. As for the 2D materials with multiple phases, phase change is capable of acting as working mechanism in 2D materials-based memristors. Photosensitivity exists in particular kinds of 2D materials, take SnS, WSe₂, and WS₂ for example, where the phonic irradiation may cause large amounts of carrier emergence, leading to conductivity change in 2D materials, resulting in HRS and LRS in 2D materials-based memristors. The large abundance of 2D materials offer a thriving platform to fabricate 2D memristors for various purposes and fulfilling multifarious demands [200]. Aside from that, 2D materials' ultimate thickness not only contributes to smaller supply voltage needed to save more power, but also results in enhanced gate controllability and SCEs immune properties in memtransistors, helping to fabricate low power consumption and high performance memristors or memtransistors.

3.2.2 2D Flexible Electronics

Recently, modern life evolves into a scenario that cannot be imaginable formerly, when folded electronic book, prevalent robots, booming artificial intelligence, or bendable cellphone or notebook, all are enthralling, colorful and convenient,




Fig. 8 **a** Schematic of a 2D graphene/MoS_{2-x}O_x/graphene memristor. **b** Cross-section high angle annular dark-field (HAADF) image of a pristine graphene/MoS_{2-x}O_x/graphene memristor device and **c** its corresponding high and low resistance states [194]; **d** Schematic of filament formation of a memristor [199]

while on the other hand, posing more requirements for flexible ICs which are insurmountable to be fulfilled by traditional flexible electronic devices. As a result, researches on realizing the full function of flexible electronics have garnered massive attentions with the advent of fordable electronic devices, wearable or implantable electronics. Flexible electronics can be used as E-skins, wearable sensors, fordable and rollable displays and energy converters. Traditional flexible electronics are mainly based on organic materials since inorganic semiconductors as Si, Ge, or III-V semiconductors are brittle and easy to be broken up even though they are thinned down to very small thickness. Organic materials are subjected to instability and low device performance, and are incompatible with modern semiconductor manufacturing process. Recently, carbon nanotube, semiconductor nanowire, and thin-film ZnO are potential candidates for flexible electronics fabrications, while unfortunately, flexible electronics based on these materials suffer from low device yield and difficulties in fabricating large-scale flexible electronics [201, 202]. Fortunately, 2D materials have

come to the rescue thanks to their ultimate atomic thickness, robust mechanicalness, fantastic scalability and superior stretchability, attributed to which, 2D materials can tolerate more deformation and withstand larger elastic strain than bulk semiconductors or organic materials [203]. Indeed, the Young's modulus of most 2D materials are much larger than those of bulk semiconductors once normalized, taking graphene as an example, which has a much larger Young's modulus (1000 GPa) than that of Si [204].

Transistors based on flexible substrates which encompass polyimide (PI), polyethylene terephthalate (PET) or Polydimethylsiloxane (PDMS) have been investigated for a long period of time. It is imperative that the flexible transistors' performances are capable of being maintained notwithstanding the transistors have been bent to a certain extent. Traditional semiconductor materials are brittle and susceptible to failure after bending even to a small extent. 2D materials which possess marvellous mechanicalness and flexibility unfold a new trajectory to fabricate flexible transistors. By transferring to flexible PI substrate, Ick-Joon

Park et al. fabricated a 2D MoS₂-based flexible transistor with a tri-layers graphene as S/D electrodes, boding well for 2D materials-based mechanically stretchable transistors [205]. It is natural to hypothesize that all 2D materials-based flexible transistors are capable of withstanding stronger bending mechanical stress. To work out a credible conclusion, Saptarshi Das and coworkers demonstrated an all 2D materials-based flexible transistor where a monolayer graphene was used as electrodes, 3–4 layers thick h-BN was adopted as gate dielectric while a bilayer WSe₂ functioned as a channel layer. The all 2D materials-based flexible transistor showcased promising performance, with a high mobility of 46 cm² V⁻¹ s⁻¹, SS of 90 mV dec⁻¹ and a high on/off ratio over 10⁷, well transcending that of the state-of-the-art flexible transistor based on amorphous Si. For another, the all 2D materials-based transistor could sustain its performance under an in-plane mechanical strain of 2% [206]. The fruition obtained in 2D materials synthesis, transferring techniques and device performance boosting contribute to expediting 2D materials-based flexible electronics manufacturing on large scale. In 2020, Guangyu Zhang's research group demonstrated large-scale monolayer MoS₂-based transistors and circuits on a 4-inch-scale PI substrates, where the transistors were fabricated with high device densities (1,518 transistors per cm²) and high yield (97%), demonstrating high on/off ratio of 10¹⁰, high on-state currents of 35 μA μm⁻¹, mobility of 55 cm² V⁻¹ s⁻¹ and superior flexibility [178]. Transferring the patterned transistors structures to target substrates from sacrifice substrates has been terrified to be an effective avenue to reduce contact resistance in 2D materials-based transistors, inspired by which, Alwin Daus et al. had come up with a novel 2D materials-based flexible devices by transferring pre-patterned MoS₂ transistor to a target flexible PI substrate, which not only contributed to maintaining the high device performance of MoS₂ transistor, but also assisted in achieving ultra-short channel flexible transistors, the as fabricated MoS₂ transistor channel length reduced from microscale down to 60 nm and an on-state current as high as 470 μA μm⁻¹ had been obtained. For another, the transfer approach was suitable to other kinds of 2D materials apart from the prevalently adopted MoS₂ [207].

Apart from 2D materials-based flexible transistors devices, other kinds of 2D materials-based flexible electronic devices comprise of 2D flexible photodetectors, sensors, displays or phototransistors, which are brought about to fulfill the versatile functions needed in modern life, for example,

flexible displays used in fordable phone or paperwhite; flexible photodetectors or sensors for robot and e-skins. 2D flexible photodetector based on exfoliated 2D materials were demonstrated with marvelous performance, and the diverse and thriving 2D materials platforms offer the opportunities to fabricate flexible detectors capable of working in gamut wavelength [208]. By virtue of the achievements attained in synthesizing 2D materials with high quality in large scale, 2D materials-based flexible detectors arrays have found ways to come into views of flexible ICs. Domenico De Fazio et al. showcased a large-scale photodetector arrays that were manufactured by stacking centimeter-scale CVD graphene and centimeter-scale monolayer MoS₂ together, which hinged on photo-excited electrons transferring from MoS₂ to graphene channels, reaching an photo responsibility at least two orders higher than that made from bulk-semiconductor flexible membranes. The photodetectors demonstrated high photo-current under smaller voltage of 1 V, and were stable under a curvature upon bending to 1.4 cm, showing high potential in being applied in wearable electronics [209]. A all 2D materials-based flexible photodetector by vertically stacking semitransparent bis (trifluoromethanesulfonyl)-amide (TFSA)-doped graphene/MoS₂/TFSA-doped graphene, which exhibited 0.128 A W⁻¹ responsivity (*R*) and 1.69 × 10⁹ cm Hz^{1/2} W⁻¹ detectivity at 532 nm wavelength with average visible transmittance being 58%. The 2D flexible photodetector exhibited excellent bending stability by remaining 32% of its initial responsibility after 2,000 bending cycles at a radius of bending curvature of 2 mm attributed to all 2D materials configuration, boding well for being applied in fordable and wearable electronics [210]. The self-healing capability and stable performance of flexible photodetector under a large deformation is a fundamental challenge for it to be used in wearable and fordable systems. Recently, Chunhua An and coworkers fabricated a flexible photodetector with self-healing capability and high performance stability after ongoing large deformation by adopting a self-healing 2D material which was made by homogeneously mixing 2D materials with self-healing polymer of imidazolium-based norbornene polymerized with ionic liquids and counterions. Under small tensile strain within 150%, the self-healing 2D flexible photodetector demonstrated stable or even increased photoresponse, which degraded when the tensile strain increased up to 1000%. Intriguingly, the as fabricated 2D flexible photodetector not only presented full recovery from repeated mechanical cuttings, but also

demonstrated superior stability thanks to the stable additives, laying the groundwork for 2D flexible photodetector to be used in wearable electronics [211]. For another, the abundance of 2D materials also provides a platform for fabricating high performance flexible photodetector to detect versatile wavelength, from near-infrared to green or even blue light by appropriately adjusting the band diagram of heterostructures constituted by 2D materials [212]. Other kinds of flexible electronics based on 2D materials such as 2D flexible light emitting diodes for fordable display, 2D flexible sensors for wearable or artificial intelligence circuits have also witnessed booming advancements [213, 214]. Plethora efforts have been keeping on being engaged in the research paradigms of flexible transistors, detectors and related circuits, where leaps and bounds are awaiting to be made some day in the future [215–219]. Just as it is said, the destinations are full of wonders, blossoms and fruits, albeit to where the roads are fraught with thorns.

3.2.3 2D Sensors

As modern life evolves, sensors have ignited colossal interests as the core part of the Internet of thing (IoT). Sensor is a kind of device that can detect the exact quantity of the specific kind of analytes to monitor its states. Generally, the analytes embrace dangerous or toxic gases, water molecular, protein and micro-organism and so forth. The recently developed sensor configurations comprise of surface-enhanced Raman scattering, plasma mass spectrometry, electrochemistry, chemiresistor, fluorescence, which are of high sensitivity while suffer from high cost fabrication, complex sample preparation and difficult operation [220]. Fortunately, sensor FET device configurations provide the merits of compatibility with modern semiconductor industry, low power consumption and high sensitivity, standing out and dominating the sensor paradigms. The sensors based on traditional semiconductor materials are constrained by their working conditions, such as high operating temperature (200 to 500 °C), variations in device performance, accuracy with humidity and long operating time [221]. Other potential candidates catering to fabricating sensor devices comprise of carbon nanotubes, semiconductor nanowires, and quantum dots, which possess high surface-to-volume ratios which are imperative to provide sufficient space for interacting with analytes detected.

Albeit some promising results have been achieved, the 0D or 1D candidates face challenges either in large-scale sensors fabrication or device performance boosting. Recently, 2D materials have raised as stars in sensor electronics paradigm attributed to their high surface-to-volume ratio deriving from their ultimately atomic thickness which provides prodigious surface area for interactions between 2D materials with analytes. 2D materials-based sensors have gained prominent reputation thanks to their higher sensitivity, stability, repeatability, environmental friendliness and human environmental compatibility [222]. Generally, the 2D materials are hailed for sensitive surfaces which can be easily affected by the absorbed analytes, resulting in band-gap or conductivity changing, which can be easily captured by the variation in current drive-ability. The extremely large surface-to-volume ratio of 2D materials contributes to their ultra-sensitivity to a subtle change in the amount of the sensed analytes. 2D materials covers a large abundance of materials types, offering them a diverse platform for sensing assorted analytes, holding prominent potentials in being used as environmental or health monitor electronics. The rich surface chemistry of 2D materials and their conductivity susceptibility to external environments grand them to be superior candidates for sensor device fabrication. In 2007, Novoselov's research group fabricated a first 2D graphene-based sensor for detecting gas which had beyond the reach of any resolution of existed detectors attributed to their high intrinsic noise. Graphene-based sensor was corroborated to be capable of detecting individual events when gas molecular attached to or detached from graphene's surface due to its exceptionally low noise level. The graphene base sensor demonstrated a NO₂ detection limit in the order of 1 ppb [223]. To enhance the detecting sensitivity of the 2D materials surfaces for specific analytes, sometimes, the surfaces of 2D materials have been treated with particular chemicals. In one research work, to reach the goal of detecting nitrogen dioxide, formaldehyde or benzene of small gas amounts and reducing reaction time, Marius Rodner et al. decorated graphene surface with iron oxide nanoparticles, attributed to which benzene and formaldehyde with concentrations as low as a single ppb of toxic volatile organic component (VOC) could be quantitatively measured and the response time had been reduced to less than a minute, which leading the sensor made from decorated graphene to be promising in air quality monitoring [224]. Apart from graphene, other kinds of 2D



materials encompassing TMDCs, BP and metal oxides materials with finite bandgaps or metallic 2D materials are promising candidates for sensor FET fabrications deriving from their tunable bandgaps and conductivity. BP is hailed for its tunable direct bandgap and high carrier mobility, BP-based sensors have been intensively investigated and demonstrate promising results. A sensor field effect transistor based on multilayer BP had been demonstrated by Ahmad N. Abbas in 2015, which exhibited increased conductivity upon exposure to NO_2 and showcased excellent sensitivity to NO_2 down to 5 ppb [225]. While BP sensor possesses excellent sensitivity and electronic properties, its low environmental stability has exempted it from being treated as appropriate candidate for commercial usage. Recently, Zhenhua Liu et al. found that when In_2O_3 nanorods had been incorporated into multilayer BP to form hetero-structured BP- In_2O_3 composites to fabricate a sensor FET, which could demonstrate notably improved environmental stability and exhibit higher responsibility, lower response time, short recovering time and outstanding selectivity for NO_2 detection [226]. 2D TMDCs are a large family group which comprises of various kinds of materials that possess different electronic or photonic properties, among which, MoS_2 is the most prevalent and widely studied 2D material thanks to its suitable bandgap, environmental stability and relatively mature manufacturing techniques. MoS_2 -based sensors have been consolidated to be capable of not only sensing toxic gas such as NO_2 , NH_3 [227, 228] but also detecting antibiotic with the assistance of DNA aptamer [229]. To improve the sensitivity of MoS_2 based sensor to some specific analytes like NO_2 , illumination from light emitting diode with phonon energy matching with that of the bandgap of MoS_2 was brought about by Tung Pham et al. to reduce the channel resistance of MoS_2 -based sensors, improved sensitivity to NO_2 down to 4.9%/ppb had been obtained with Au electrodes, and further improved to 0.1 ppb when graphene electrodes coated with Au were used [230]. For another, a Pt doped MoS_2 sensor which was prepared by hydrothermal method had been demonstrated with improved sensitivity, excellent repeatability and high selectivity, reaching a NO_2 detecting limit of 0.1 ppb and a fast response/recovery time of 35/210 s to 32 ppm NO_2 at 157 °C [231]. Except for surface modification by elements or chemicals, forming heterostructures with other kinds of materials offers additional knobs to render the sensors to be more sensitive and

selective to specific elements needed to be monitored. A multilayer BP in combined with hollow ZnO hetero-structured (BP-ZnO) nanocomposites-based sensor demonstrated not only improved environmental stability which had been plaguing BP materials, but also enhanced the sensor's responsibility, selectivity and achieved an ultra-low detection limit of 1 ppb for NO_2 [232]. A 2D MoS_2 /Te heterostructure-based sensor exhibited enhanced sensitivity to VOC compared to MoS_2 or Te sensors on their own. The sensor response was further enhanced under photo-illumination and zero-bias conditions up to values as high as 7,000% when exposed to butanone, providing a potential device architecture for portable and wearable sensor electronics [233]. Other kinds of 2D materials, modified 2D materials composites, and 2D materials heterostructures-based sensors have been keeping on emerging ascribed to the advancements attained in new materials pursuit, device fabrication and theoretical achievements. 2D materials-based sensors showcase promising application potentials in IoT and modern IC chip, whereas limitations and constraints such as lower detection limit, selectivity, instability, undesired contamination affecting performance of sensors lay aside immense hurdles for 2D sensors to culminate the ultimate goal of commercial application. Enormous efforts have been engaged in navigating the hurdles confronted by 2D sensors to make some headway, charting its course toward commercialization some day in the future.

4 Integrated Circuits Based on Two-Dimensional Materials

Recent years have witnessed enormous achievements in materials synthesis, transfer techniques, device performance improvements approaches, and new materials or devices mechanism explorations in 2D materials regime. To culminate the ultimate goal of expanding Moore's law by incorporating 2D materials superseding or complementing traditional Si semiconductor in modern semiconductor industry, it is indispensable to assess the capability of 2D materials in fabricating integrated circuits. Up to now, a plethora of 2D materials-based discrete devices have been reported, and promising results have been attained [234]. Whereas, attributed to the presence of defects in large scale 2D materials synthesized, which are susceptible to resulting in variability of figure of merits or parameters of devices, these variations

may conduce to devices or circuits failure. Notwithstanding manifold low density ICs which are mostly fabricated from mechanically exfoliated 2D materials have been fabricated with promising results attained, large-scale integrated circuits with high density, such as microprocessor or memory arrays, are still sporadic. The fundamental reason lies in that large-scale 2D materials of electronic quality without defects that will lead devices or circuits to fail are still lacking hitherto, which set constraints to the scaling up of integrated circuits. Only numbered media-scale circuits based on 2D materials have been reported up till now, which put forward rigorous requirements on device yield and reliability, not alone large-scale integrated circuits with full functions, which are lacking at the moment [235]. Encouragingly, monumental efforts have been dedicated to the developments of 2D materials-based circuits, improvements have been accumulated in every small aspects of the paradigm, which will finally bring about disruptive breakthroughs some day in the future since as it goes, water constantly dripping wears holes in stone at last. Herein, a concise overview will be summarized to give a comprehensive view on the recent developing status of 2D materials-based IC.

4.1 Small-Scale Integrated Circuits

4.1.1 Inverters and Logic Gates Circuits

Inverters and logic gates circuits as NAND, AND, NOR, and OR are basic building blocks of logic circuits. Attributed to their relatively simple circuits diagrams, 2D materials-based circuits mainly focus on these small-scale circuits in the rudimentary stage, among which, 2D inverters, who contain only two components, generally a *n*-type transistor and a *p*-type transistor or a transistor combined with a load resistor, have garnered the most attentions and have been the circuits that was studied the earliest. It has been over 10 years since the first 2D material based inverter had been fabricated in 2011 by Branimir Radisavljevic et al., when they demonstrated a 2D material based integrated circuit that functioned as an inverter who could convert logic “1” to logic “0” and with voltage gain over 1, opening up an uncharted territory to steer to in the post Moore’s regime. The as-fabricated inverters were made from two *n*-type exfoliated monolayer MoS₂ transistors, which was termed as “pseudo-inverter”, where one MoS₂ transistor functioned as

a resistor and another one worked as a switch by connecting the gate electrodes of the transistor acting as resistors with the drain of the switching transistor [236]. A high performance top-gated monolayer SnS₂ transistor based on exfoliated SnS₂ and corresponding logic gates of NOT and NOR with voltage gain of 3.5 and output swing > 90% had been demonstrated by Song et al., where the top-gated transistor structure allowed SnS₂ to showcase a much improved mobility of $\sim 50 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ than their back-gated counterpart whose mobility was $\sim 1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. This work paved the way for new candidates suitable for fabricating high performance 2D electronics and logic circuits [237]. For quite a long time, 2D materials-based inverters had adopted such configurations which were made from one kind of transistor due to the challenges confronted by doping in 2D materials and in lacking of *p*-type 2D transistors with matched performance. Inverters based on single kind of transistors suffers from higher power consumption attributed to large leakage current. What is more, it is hard for “pseudo-inverter” to achieve full-swing transfer curves deriving from leakage current flowing through the transistor who works as a resistor, thus resulting in a degraded voltage gain. A CMOS inverter can eschew the limitations mentioned above faced by pseudo-inverter by incorporating both *n*- and *p*-type transistors, which demonstrates no leakage current in ideal working conditions. The first CMOS inverter based on 2D materials was showcased by Mahmut Tosun and coworkers in 2014, when they fabricated a CMOS inverter by combining both a *n*- and *p*-type WSe₂ transistors, where *p*-type WSe₂ transistor was realized by adopting a high work function Pt contact metal to facilitate hole injection at the source contact and *n*-type WSe₂ transistor was achieved by selective surface charge transfer doping with potassium to form heavily doped *n*⁺ contacts to contribute to electron injection. The CMOS inverter demonstrated an elevated voltage gain of over 12 under supply voltage of 3 V, where the relatively small voltage gain values stemmed from the inferior performance of *n*-type transistor in compared with that of *p*-type ones [238]. Except for WSe₂, CMOS inverters based on other kinds of 2D materials as of BP, MoS₂, or MoTe₂ were also selectively doped via element doping, work function engineering, plasma-oxidized dielectric controlling, electrostatic doping or electron-charge transfer doping, resulting in high performance CMOS inverters on single 2D materials platform, paving the way for accelerating 2D materials-based circuits in commercial usage [239–242]. Most of the



formerly reported 2D materials-based inverters were fabricated from mechanically exfoliated 2D materials, which set constraints to fabricate large-scale inverter arrays or relatively larger-scale integrated circuits. The logic gates such as NAND, NOR AND, and OR which occupied larger space were hard to be fabricated on exfoliated 2D materials attributed to their limited lateral sizes, which was lately addressed by 2D materials prepared by chemical vapor deposition (CVD), metal oxide chemical vapor deposition (MOCVD), atomic layer deposition (ALD) and solution processed method and so on. Thanks to the improvements made in preparing large-scale 2D materials with high quality, ReS₂ transistors and logic gates arrays composing of NOT, NAND, NOR had been fabricated on CVD ReS₂ and graphene electrodes, with an ion gel of high capacitance being used as gate dielectric. The ReS₂ transistors allowed a below 2 V voltage to effectively gate the channel (Fig. 9, 10 and 11). The adopted CVD ReS₂ and graphene opened up new avenues for large-scale ICs on flexible substrates [243]. Based on single ReS₂ materials platform, Junyoung Kwon et al. demonstrated a NAND logic gate comprising a single transistor with graphene electrodes fabricated on atomically flat h-BN, which was selectively electrostatically doped by splitting gates, opening up a new gateway toward realizing “all-2D” logic gates on flexible substrates [244]. In 2018, Xiangfeng Duan’s research group adopted solution processing method to prepare large-scale 2D 2H-MoS₂ with relatively high mobility of 10 cm² V⁻¹ s⁻¹, based on which, large-scale electronics arrays encompassing transistors, inverters and logic gates composing of NAND, NOR, AND and even a half-adder had been fabricated, among which transistors showcased high on/off ratio over 10⁶. The reported large-scale 2D materials processed by solution method not only applied to MoS₂, but also was capable of extending to fabricate other kinds of 2D materials, including WSe₂, Bi₂Se₃, NbSe₂, In₂Se₃, Sb₂Te₃, and even black phosphorus, demonstrating another pathway for fabricating large-scale 2D materials-based electronics and circuits [245]. Recent years have witnessed explosive developments in 2D materials-based inverters and logic circuits thanks to the achievements attained in high quality materials synthesis, increasingly mature and abundant transfer methods, and devices performance improvements [246–252]. Hyebin Lee and coworkers had ameliorated the transferring method of 2D materials and extended it to fully transfer patterned 2D transistors and circuits from sacrificial substrates to target

flexible substrates, which was capable of perfectly reserving the performance of transistors and inverters, boding well for fabricating 2D circuits on arbitrary substrates [246]. Meng-Hsi Chuang et al. realized large-scale low static power consumption hetero-CMOS inverters based on n-typed MoS₂ transistors and *p*-typed single-walled carbon nanotube based transistors. By tuning the logic geometry, a balanced inverter achieved high gain of ~67 under 2 V supply voltage, and what was more, an ultra-low standby power consumption of 5 pW was attained under supply voltage of 0.25 V with a practical peak gain of ~7, shedding light on fabricating wafer scale lower power consumption electronics [247]. To address the mobility mismatching issue existing in Si CMOS inverter between n- and *p*-type transistors, Wenzhong Bao and Peng Zhou’s research group demonstrated a heterogeneous CMOS inverter based on Si pFET made with silicon-on-insulator technology and *n*-type MoS₂ transistor, where the mobility mismatching issue could be addressed by mobility matching and multiple-gates modulation of the MoS₂. The well-tuned heterogeneous CMOS inverter exhibited a high voltage gain of 142.3 at a supply voltage of 3 V and a voltage gain of 1.2 with power consumption of 64 pW at a supply voltage of 0.1 V, which had been fabricated on a four-inch-scale substrate with high yield. The as-fabricated Si SOI-MoS₂ CMOS inverter could function as a sensitive optoelectronic system that could convert the light signal into digital signal in one step, more efficient and cost effective than conventional light detecting optoelectronic systems. For another, they heralded that their SOI-MoS₂ CMOS inverter could also function as effective gas sensor to detect NO₂ and NH₃ due to high sensitivity of both MoS₂ and silicon to gases with oxidizing or reducing capabilities [248]. To add brilliance to the 2D materials-based inverters and logic gates’ present splendors, Xinran Wang’s research group reduced the parasitic capacitance of MoS₂ transistor by incorporating an air gap, by depositing sub-stoichiometric AlO_x on MoS₂ with ALD method, MoS₂ transistor’s V_{th} could be tuned to be negative, which was termed as D-mode MoS₂ transistor, whereas MoS₂ transistor with positive V_{th} was denoted as E-mode MoS₂ transistor. A D-E mode inverter based on two kinds of MoS₂ transistors could be optimized to demonstrate a voltage gain of 9.2, switching threshold of 1.2 V and noise margin of 0.65 V, based on which a five stage ring oscillator (RO) had been demonstrated, which could successfully oscillated with operating frequencies reaching GHz regime, increasing by two orders




Fig. 9 **a** Schematic structure of the first MoS₂ based pseudo-inverter, **b** corresponding voltage transfer curve (VTC) (the inserting is the circuit diagram of the pseudo-inverter) and **c** voltage gain vs input voltage curve of the pseudo-inverter [236]. **d** Schematic and photo image of a CMOS inverter based on *n*- and *p*-type WSe₂ transistor; **e** VTC and **f** corresponding voltage gain curves of CMOS inverter under different V_{DD} [238]

of magnitudes compared with conventional back gated-based RO structures. The boosted working frequency was derived from the air gap introduced in the gate region, which contributed to parasitic capacitance dwindling [249]. Lun Dai's research group demonstrated monolithic three-dimensional CMOS inverter arrays based on large-scale n-MoS₂ and p-MoTe₂ grown by CVD method, where *n*- and *p*-channel FETs stacked vertically and shared the same gate electrodes. The CMOS arrays exhibited high devices yield of 60% with an average voltage gain of 3.6 under a supply voltage of 1 V, among which the typical voltage gain and power consumption were 4.2 and 0.11 nW, respectively, under V_{DD} of 1 V. This research opened a new avenue to descend the footprint of CMOS inverter and obtain high density ICs [250]. Similarly, to reduce the footprint of CMOS inverter, Menggan Liu et al. fabricated large-scale ultra-thin channel nanosheet (NS) CFET based on CVD 1L MoS₂ *n*-type NS FET and CVD 1L WSe₂ *p*-type NS FET by stacking them vertically. Their statistical data of 22 CFETs demonstrated excellent uniformity, demonstrating a promising avenue to fabricate high performance, low power consumption circuits with high device density [251]. Xiaofu Wei et al. fabricated

a pseudo-CMOS inverter based on a self-biased load transistor and *n* type MoS₂ switch transistor, where a gapped channel forming a tunable barrier, circumventing the polarity control of 2D materials and exhibiting a reverse-saturation current below 1 pA. Attributed to the self-biasing effect brought about by the gapped channel, the homojunction-loaded inverters demonstrated good rail-to-rail operation at a switching threshold voltage of around 0.5 V, with ultra-low static power of a few picowatts and high voltage gain of 241. Besides, other Boolean logic gates of XOR, AND, NAND, NOR, and OR gates had been demonstrated with pronounced performance [252].

3D monolithic integration has long been treated as the ultimate solution for the continued miniaturization of integrated circuits, especially for 2D materials which are hailed for superior stackability and scalability. In 2020, Guangyu Zhang's research group demonstrated vertically integrated transistor via layer-by-layer technique, and the vertical integration of multilayered devices with different functions as memory, logic and sensors had been showcased as well, providing technological platform for high performance electronics with large density [253]. A CFET inverter can effectively




Fig. 10 **a** Optical image of monolithic 3D integration of CMOS inverter based from tier1 and tier2, **b** Magnified scanning electron microscope (SEM) image of dotted region in **a**; **c** Schematic image of monolithic 3D integrated CMOS NAND circuits; **d** Inverter circuit diagram and false-color SEM image of relatively 3D integrated CMOS inverter [257]; **e** Schematic structure of monolithic 3D 1 T-4R structure and corresponding layer information, circuit diagram [255]; **f** Fully M3D-integrated AI nanosystem incorporating 6 layers, three computing layers, two signal processing layers and one sensory layer [256]

reduce the footprint occupied by a common inverter whose n/pMOSs distribute horizontally, by virtue of vertically stacked n/pMOS in a 3D monolithic integration manner. By 3D integration of n-type MoS₂ FET and p-type MoTe₂ FET, Yin Xia et al. fabricated wafer scale CFET arrays with voltage gain of 7 V/V under supply voltage of 4 V. For another, logic gates circuits of NAND and NOR based on two vertically stacked MoS₂ channels had been also presented successfully, demonstrating the potential of 3D integration in reducing footprint of ICs [168]. A monolayer MoS₂-based GAA NSFET had been demonstrated by Fengben Xi and coworkers, where for the first time, gate first process in combined with critical point drying had been introduced to scale down GAA NSFET to channel width and length of 50 nm without damaging monolayer MoS₂. The perfect conformal gate deposition on monolayer MoS₂ was achieved by using

trimethylaluminium (TMA) soaking treatment, resulting in the successful operation of monolayer MoS₂-based GAA NSFET with on–off ratio over 10⁶, manifesting the superior compatibility of 2D materials with 3D integration process of modern semiconductor industry [254]. Maosong Xie et al. demonstrated a representative monolithic 3D integration of interleaved logic layer lying between two high density vertical resistive random access memory (VRRAM) layers to form one-transistor-four-VRRAM (1 T-4R) structure to minimize latency and energy consumption, where the inter-layer with transistors could perfectly drive the two VRRAM layers into four resistance states. The whole fabrication process was integration friendly with processing temperature all below 300 °C, and the later fabrication process would not affect the performance of the former layers. The monolithic 3D structure demonstrated high density, high efficiency,




Fig. 11 **a** Block diagram; **b** Microscope image of microprocessor [265]; **c** Optical image of MoS₂-based clock division module fabricated on flexible substrate [270]; **d** Optical image of the hardware which contains 64 OPAs and test transistors [268]; **e** Optical image of the two-surface-channel WSe₂ transistors-based image processing pix arrays, P1-P9 refers to the ports of pix units [267]

fast operating speed and low power consumption, holding enormous potential for energy-efficient 3D on-chip memory systems [255]. Ji-Hoon Kang et al. demonstrated a 3D monolithic artificial intelligence (AI)-processing hardware by stacking six layers of transistors and memristor arrays made on bottom-up synthesized two-dimensional materials vertically. The monolithically stacked 3D AI nanosystem significantly reduced processing time, supply voltages, footprints and power consumption attributed to densely packed layers and dense interlayer connectivity, casting new light on fabricating unparalleled multifunctional computing hardware [256]. Rahul Pendurthi and coworkers demonstrated a monolithic 3D integrated complementary WSe₂ FET, where n-type WSe₂ FET were placed in tier1 and p-type WSe₂ were placed in tier2. Tier1 and tier2 were connected by dense interconnecting vias of 300 nm with pitch < 1 μm and vertically integrated logic gates encompassing 27 inverters, 12 NAND gates and 12 NOR gates had been demonstrated, highlighting the potential of 2D materials in fabricating densely packed 3D monolithic ICs [257]. Subir Ghosh et al. demonstrated monolithic 3D integration based on two tiers,

where tier2 consisted of graphene-based chemisensors and tier1 encompassed MoS₂ memtransistor-based programmable circuits, with more than 500 devices in each tier. The interconnect (I/O) layer was densely packed with an inter-via structures possessing density as high as 62,500 I/O per mm², enabling the physical proximity between sensors and computing elements to be reduced to 50 nm, offering the opportunities to reduce latency in near-sensor computing applications [258]. Endeavors and attentions have been kept on dedicated to the developments of 2D materials-based electronics and circuits, breakthroughs and transformative achievements are waited to be broken out some day in the future once the time is right.

4.1.2 Memory Arrays for Computing

Except for widely investigated small scale logic circuits or inverters based on transistors, memory arrays that can fulfill some logic functions or realize in-memory-computing, in-sensory computing or neuromorphic computing have

triggered enormous attentions recently. As mentioned in the former part, 2D materials-based DRAM or SRAM arrays are capable of performance logic functions via suitably designing the circuits [172, 177]. Attributed to their cross-bar arrays structures, 2D memristor possesses the merits of capable of shrinking down to ultra-mall dimensions without compromising performance, thus resulting in higher density device arrays than those constituted by transistors. Resistive memristor is characterized by HRS and LRS, which can be treated as two logic outputs, that is, HRS can be termed as logic “0”, and LRS can be denoted as logic “1”. As a rule of thumb, memristors can constitute logic gates to perform logic computing tasks. As it goes, the 16 Boolean logic gates can all be obtained by suitably choosing the input and output signal locations or types in RRAM, especially, the multi-states can contribute to more intricate logic circuits functions [259]. The memristors-based computing boasts merits of higher operating speed, data-intensive and capable of saving latency and energy. In 2020, Lei Yin et al. presented the first demonstration of logic functions of unipolar memristors based on 2D $\text{HfSe}_{2-x}\text{O}_x$ flakes and memtransistors based on $\text{MoS}_2/\text{graphene}/\text{HfSe}_{2-x}\text{O}_x$. The $\text{HfSe}_{2-x}\text{O}_x$ memristor demonstrated superior performance with high switching ratio ($> 10^6$), high operating temperature (106 °C), long-term endurance ($> 10^4$ s), which offered it with high possibility for fabricating logic gates comprising of NOR and NOT, and displaying a D-type latch circuits. The memtransistor made from the $\text{HfSe}_{2-x}\text{O}_x$ memristor and a MoS_2 transistor was capable of combining the superior memristive properties with a high performance transistor, offering wide tunability in electrical switching behavior, which could concurrently implement logic operation and data storage, successfully demonstrating a D-type flip-flop circuits, opening up new avenue for future in-memory computing [260]. After that, 2D materials-based memristor used in memory computing had incurred tremendous interests attributed to their superior performance, attenuate energy and latency consumption and significant tunability in fabricating various logic circuits [170]. Shakya Chakrabarti et al. realized logic locking for logic gates of NOT, AND, NAND, OR, and XOR gates with no additional overheads with MoS_2 memtransistor, offering an efficient hardware security solution to subvert IC piracy and overbuilding [261]. Large-scale 2D memristors for neuromorphic computing had been conducted thanks to the advancements achieved in both device fabrication techniques optimization and large-scale 2D materials synthesis.

Baoshan Tang et al. leveraged solution processed wafer-scale 2D MoS_2 materials and fabricated large arrays of MoS_2 memristors in wafer scale, which demonstrated marvelous endurance, long retention time, high on/off switching ratio with linear conductance updating characteristics. For another, a 3-layer convolutional neural network model had been presented to recognize National Institute of Standards and Technology (MNIST) handwritten digits with high recognition accuracy of 98.02% [262]. A PbSe_2 based memristor demonstrated anomalous resistive switching behavior with two interchangeable reset modes: total reset and quasi-reset, leading it to be capable of emulating synaptic plasticity and implementing multipattern memorization using a cross-bar array architecture. Heterophase grain boundaries were formed by local phase transitions induced by electron beam irradiation, resulting in residual filaments along the grain boundaries, which could guide the formation of filaments [263]. By harnessing the two surfaces of 2D materials, a photoswitching logic circuits with basic logic functions of AND and OR in a single cell had been presented by Chunsen Liu and coworkers in 2020. For another, logic computing and data storage could be integrated into the same photo-switching logic cell by inserting an additional floating graphene gate, shedding light on constructing new chips that could convergent computing with storage for area-efficiency and new functions [264]. The abundance and richness of 2D materials have been keeping on bringing us new wonders and surprises and broadening our horizons, just as it goes, nothing is impossible when stepping onto the abundant and blossoming 2D materials platforms.

4.2 Large-Scale 2D materials-based Circuits

Attributed to the lack of wafer scale 2D materials with electronic quality hitherto, large-scale 2D materials-based circuits are rare at the moment. A microprocessor based on 2D MoS_2 were presented in 2017 by Stefan Wachter et al., where 115 transistors were integrated in a 1-bit microprocessor. The circuit comprised of all the basic building blocks that were common in microprocessors, thereby could execute user-defined programs stored in an external memory, perform logical computing and communicate with its periphery, constituting the most complicated circuitry at that moment [265]. For quite a long time, microprocessor based on 2D materials have been leveled off attributable to lacking of 2D materials complying

with industry standards, since 2D materials synthesized from CVD method always present tremendous defects that will lead to device or circuit failure, imposing insurmountable challenges to further scale the 1-bit microprocessor up to multi-bits level. Albeit no pathbreaking breakthroughs have broken out during this period of time, promising achievements have been keeping on springing out relentlessly. In 2021, Wenzhong Bao and Peng Zhou's research group made full use of machine-learning (ML) algorithm to evaluate the key process parameters that affected the electrical performance of MoS₂ top-gated FET and by combining ML with grid searching, wafer level fabrication of MoS₂ FET and circuits were guided to co-optimize the device performance. Wafer scale MoS₂ FETs and a 4-bit adder employing industry-standard design flows and processes had been demonstrated, validating the application potential of ML-assisted fabrication optimization for 2D materials-based circuits [266]. In 2022, Senfeng Zeng et al. exhibited a pixel processing unit based on a single WSe₂ transistor which could be switchable between AND and XNOR logic functions via drain voltage regulation on carrier injection barrier. The single transistor pixel processing unit was feasible to greatly reduce transistor consumption in logic circuits. The WSe₂ pix unit integrated into an image processing arrays could perform different image tasks, which demonstrated < 16% transistors consumption compared with traditional theme at the same processing power, holding promise to remove the circuit redundancy issue in parallel computing [267]. Analogue circuits based on 2D MoS₂ had been demonstrated recently by Dmitry K. Polyushkin et al. in 2020. A microchip with 64 operational amplifier (OPA), the basic building blocks of analogue circuits, and relative test transistors had been fabricated, where the OPA could operate stably with good performance. The OPAs' use in feedback circuits including inverting amplifiers, integrators, log amplifiers and transimpedance amplifiers had been showcased, demonstrating superior compatibility with 2D materials platforms [268]. A lower power consumption flexible IC on large-scale had been showcased recently by Guangyu Zhang's research group. Thanks to their newly developed high-quality monolayer (ML)-MoS₂ wafers and the ultra-thin high κ dielectric/metal-gate technology, the large-scale flexible ICs with full functions could perfectly worked under supply voltage below 1 V, marking a key step forwards toward energy-efficient flexible IC fabrication [269]. A relatively transformative breakthrough in flexible circuit fabrication had been performed by Guangyu Zhang's research group in 2024, which demonstrated a media-scaled IC on flexible substrate with 112 transistors

thanks to the cooptimization of fabrication process leading to homogeneous large-scale high quality MoS₂ material. Except for typical IC modules as NAND, XOR, half-adder and latch that were of high yield and homogeneity, a medial scale clock division module based on an edge-triggered Flip-Flop circuit was successfully demonstrated, showing promise development in 2D flexible ICs [270].

Attributable to the feasibility to scale down to nanometer regime and less area occupied, memristors are not as sensitive as transistors to 2D materials' defects or grain sizes. 2D memristors or memtransistors based large-scale in-memory computing or neuromorphic computing circuits have witnessed more rapid developments than large-scale ICs based on 2D transistors. Guilherme Migliato Marega reported large-scale logic-in-memory devices and circuits based on floating gate field effect transistors based on large-scale MoS₂ synthesized by MOCVD. Basic computing blocks of modern processors as half-adder or even three-input NAND had been demonstrated, the approach allowed to cascade different cells without intricate current–voltage conversion circuits, showing potential for reducing power consumption [271]. A two-kilobit non-volatile computing-in-memory macro made from three-dimensional vertical RRAM made with 55 nm CMOS process technique, which was consolidated to be capable of performing 3D vector–matrix multiplication operations with input, weight and output of 8, 9, 22 bits, respectively, and offered improved brain magnetic resonance imaging (MRI) edge detection and inference accuracies compared with conventional methods when tested using the Modified MNIST and Canadian Institute For Advanced Research (CIFAR-10) datasets [272]. In 2022, Akhil Dodda et al. reported an all-in-one hardware platform with 320 MoS₂ memtransistors with low consumption energy, which was “self-sufficient” that included computing, storage, sensing and security. The “all-in-one” 8×8 arrays of crypto engines monotonically integrated with internet of thing edge sensors, which comprised of 5 memtransistors to accomplish sensing and encoding functions, offering approach to guarantee near-sensor security [273]. In the same year, a hybrid structure based on CMOS integrated circuits and h-BN cross-bar memristor arrays had been fabricated to implement extreme learning machine (ELM) algorithm, where the CMOS ICs were responsible for designing the encoder unit, while the h-BN cross-bar array memristors were used to implement the decoder functionality, demonstrating the compatibility of 2D electronics with modern Si CMOS platform [274]. A recirculated logic operation scheme using memristive hardware and

2D materials-based transistor for cellular automata evolution had been proposed in 2023 by Yanming Liu and coworkers, significantly reducing hardware complexity and resulting in up to 79 fold reduction in cost compared to field-programmable gate array (FPGA) based approaches [275]. Akhil Dodda et al. demonstrated a 2D active pixel sensor (APS) based on monolayer MoS₂ phototransistor arrays, where each pixel used one single programmable phototransistor which was capable of integrating image capture (sense) and image processing (compute) concurrently, resulting in significantly reduced footprint and energy consumption. The as-fabricated 2D APS arrays showcased near unity yield attributable to the homogeneity of monolayer MoS₂ and mature fabrication techniques, shedding light on fabricating in-sensor processing circuits with energy and hardware burden reduced [276]. A heterogeneous non-von Neumann 2D CMOS platform was achieved by integrating large-scale n-type MoS₂ and vanadium doped *p*-type WSe₂ FETs with non-volatile and analog memory storage capabilities by Rahul Pendurthi et al. in 2022, on which inverters, a simplified 2-input-1-output multiplexers and neuromorphic computing primitives such as Gaussian, sigmoid, and tanh activation functions had been demonstrated, manifesting the feasibility of wafer-scale heterogeneous integration of different 2D materials to fabricate non-von Neumann 2D materials-based large-scale integrated circuits for the first time [277].

Ascribing to the mature synthesis methods for large-scale graphene of high quality, graphene based media or large-scale circuits have been reported to some extent, though the lacking of bandgap in graphene has been retarding it from being applied in logic transistors, its ultra-high electron mobility and environmental stability contribute to its being used in radio-frequency, communications, interconnects or photonic electronics [278]. In 2011, Yu-Ming Lin and coworkers fabricated a wafer-scale integrated circuit based on graphene on silicon carbide wafer, where graphene based field effect transistors and inductors were monolithically integrated to operate as a broadband radio-frequency mixer at frequencies up to 10 gigahertz, exhibiting outstanding thermal stability with little device performance degradation (less than 1 decibel) between 300 to 400 K, opening up new possibilities to achieve practical graphene technology with more functionalities [279]. Ascribed to its marvelous electron transport properties, graphene has been regarded as perfect candidate for fabricating millimeter-wave electronics. A monolithic integrated circuits made from epitaxial graphene with higher quality and enormously improved homogeneity

had been presented which could operate at unprecedented frequency of 80–100 GHz. The as fabricated graphene demonstrated increased operating frequency and higher data achieving speed, elevating the graphene based RF circuits' performance to be on par with that of the existing mature technology [280]. The inherent disorders associating with carrier transport in graphene FET synthesized by CVD method had been harnessed to constitute physically unclonable function (PUF), which was resilient to machine learning attack deriving from memristive properties of graphene and was showcased to be capable of operating with ultra-low power, scalable, stable over time, and reliable against variations both in temperature and supply voltage [281]. The unparalleled proliferation of data traffic in wireless communication regime in recent year ceaselessly imposes new requirements on capacity, which require electronics and circuits to be capable of operating at sub-THz frequency by 2035. A graphene based high speed sub-THz receivers was demonstrated by Soundarapandian et al. in 2024, which was terrified to be able to outperform the state-of-the art sub-THz receiver, offering a low cost, CMOS-compatible, small-footprint solution that could fulfill the size, weight and power consumption requirements for the upcoming 6G technologies [282]. Moreover, graphene can serve as marvelous channel material in ion-sensitive FET (ISFET) which is characterized by capability of transducing chemical composition variations information into electrical signals attributed to its large surface-to-volume ratio, extraordinarily high electron mobility, chemically inert basal plane and compatibility with covalent and non-covalent functionalization techniques that increase sensitivity and selectivity. In 2024, Andrew Pannone and coworkers highlighted the merits of incorporating machine learning to generate predictive models with extensive datasets obtained from ISFET sensor arrays based on graphene for classification and authentication tasks. Artificial neural networks that possess remarkable abilities had been trained with data generated from non-functional graphene ISFET sensor arrays to discern instances of food quality or safety concern, shedding light on revolutionizing subtle detection of environmental or chemical changing for wide spectrum of applications [283].

Neuromorphic computing based on 2D large-scale integrated circuits have witnessed impressive achievements attributed to their less aggressive requirements on quality, uniformity, and grains size of 2D materials. In 2019, a Gaussian synapses based on a heterostructures of atomically

thin 2D MoS₂ and phosphorus had been demonstrated by Amritanand Sebastian et al. for constituting probabilistic neural networks, which showed potential for resurrecting the quintessential scaling of computing by facilitating aggressive size scaling through 2D materials, offering energy scaling via Gaussian synapses and enabling complexity scaling by virtue of statistic neuron networks. Simulation results for classification of brainwaves using Gaussian synapses based probabilistic neural networks had been showcased, holding potential for fabricating high performance and low power consumption infrastructures [284]. Sarbashis Das and coworkers fabricated a biomimetic audiomorphic device that embraced the neurobiological architecture and computational map inside the auditory cortex of barn owl, which consisted of multiple split-gates with nanogaps on a 2D MoS₂ channel connected to source/drain contacts for imitating the spatial map of coincidence detector neurons and tunable RC circuits for imitating the interaural time delay neurons, with global back-gating capability to demonstrate neuroplasticity to capture behavioral and/or adaptation related changes in the barn owl. Combined the virtue source model for current transport with finite element COMSOL multiphysics simulations, they found that the precision of biomimetic audiomorphic device surpassed the barn owl by orders of magnitude, demonstrating a new route for energy efficient neuromorphic computing [285]. In 2020, Thomas F. Schranghamer and coworkers demonstrated graphene-based multi-level (> 16) non-volatile memristive synapses with arbitrary programmable conductance states, which were hailed for desirable retention and programming endurance. Especially, the graphene based memristors enabled the weight assignments based on k-means clustering, offering greater computing efficiency over uniform weight quantization for vector matrix multiplication, which was essential component for any artificial neuron networks [286]. A nanoscale collision detector that mimicked the escape response of lobula giant movement detector (LGMD) neuron of locusts had been reported by Darsith Jayachandran et al., where the detector was fabricated from a monolayer MoS₂ photodetector stacking on top of a non-volatile and programmable floating-gate memory. The escape response of large detectors arrays of 128,128× had been assessed by simulation method with the conclusion that the 2D arrays brought about additional benefit of resolving the directionality of collision, which was in-realizable in a single device. The as-fabricated collision detector consumed less energy and footprint, opening up new avenue

for developing low-cost, energy- and area-efficient collision avoidance system for artificial intelligent vehicles [287]. In 2023, Subir Ghosh and coworkers fabricated an all 2D materials-based bio-inspired gustatory circuits for intimating physiology and psychology feeding behavior for the first time, where the graphene based chemitranstors served as artificial gustatory taste receptors that formed an electronic tongue, while monolayer MoS₂ memtransistors constructed an electronic-gustatory-cortex comprising a hunger neuron, appetite neuron, and feeding circuit, benefiting for future emotional artificial intelligence [288]. In the same year, a bi-inspired visuotactile neuron based on the integration of a photosensitive monolayer MoS₂ memtransistor and a triboelectric tactile sensor had been demonstrated, where the triboelectric tactile sensor was capable of capturing the essential features of multisensory integration. They also demonstrated a circuit that could encode visuotactile information into digital spiking events, where the probability of spiking was contingent upon the strength of the visual and tactile cues [289].

The evolution road of large-scale circuits based on 2D materials is rugged and rough, which is mainly constrained by the scarcity of large-scale 2D materials of electronic quality attributed to immature wafer scale synthesis methods. Whereas, strides have been made in all aspects, comprising of materials preparation, device structure optimization, device yield and stability elevating, and circuits algorithm refining, thanks to the abundant efforts devoted to 2D materials-based ICs both from academia and industry. The 2D materials-based ICs are in their infancy stages, when substantial challenges and massive room for improvement have been calling for more efforts and capitals to be devoted to the research paradigm. Albeit the road is laden with thistles and thorns, the mountain-top will be surmounted some day in the future.

5 Challenges and Prospects

The persistent pursuit for higher speed, lower power consumption and lower cost ICs with various functions in post Moore's regime entails the relentless miniaturization of electronic devices, which has been hampered by the seriously degraded carrier mobility in traditional 3D semiconductor materials. Table 1 summarizes the basic figure of merits of Si and 2D materials-based FETs, comprising of the $I_{\text{on}}/I_{\text{off}}$ ratios, carrier mobilities, device sizes, demonstrating the

super SCEs immunity feasibilities of 2D materials in post Moore's regime and the monumental challenges encountered by 2D electronics to achieve performances on par with those of Si-based electronics at the current stage. As the most promising potential candidates to supersede or complement Si in the post Moore's era, 2D materials have been encountered with formidable and cumbersome challenges to be conquered to be applied in semiconductor industry some day in the future.

Fundamentally, wafer-scale synthesis of 2D materials with electronic quality that are homogeneous, with low defects densities, having large grains size and high mobility are imperative. Mechanical exfoliation has been consolidated to be an effective way to provide 2D materials with high quality, based on which, most state-of-the-art electronic devices that have set records in some figure of merits have been reported. Unfortunately, 2D materials made from mechanical exfoliation methods suffer from small lateral sizes, uncontrollable thickness and low yield, which lead mechanical exfoliation to be impractical for large-scale electronic integrated circuits fabrication. Notwithstanding various kinds of 2D materials can be synthesized from CVD method massively, enormous improvements are required to fulfill the stringent demands lay out by industry applications, among which defects reduction, grain sizes increments and materials uniformity escalating are dominant parameters that retard CVD from being capable of preparing industry standard 2D materials to be used in 2D materials-based VLSI circuits at the moments. Nevertheless, CVD methods are cost-effective, which contribute to unremitting interests being garnered both from industry and academia to ceaselessly

improve the quality of 2D materials grown by CVD method and promising achievements have been attained thanks to the ameliorations in equipments, growing process and precursors selections. The state-of-the-art medium-scale ICs based on flexible substrates demonstrated by Guangyu Zhang's research group in 2024 was made from monolayer MoS₂ grown by improved CVD method, boding well for large-scale low cost 2D integrated circuits fabrication [270]. That is to say, the quality of 2D materials is the decisive parameter that determine the quality and even success or failure of the 2D ICs. MOCVD has recently emerged as a promising synthesis approach for 2D materials with large-scale and high quality, and increasing amounts of 2D materials with high quality have been prepared by this method regardless of its higher cost. Solution method is also feasible to prepare large-scale 2D materials with low cost and high yield, only that 2D materials prepared by this method are susceptible to suffering from lower carrier mobility and large defects densities, impeding their usage in fabricating large-scale 2D ICs. For another, the bandgap and electronic properties of 2D materials are dependent on their thickness, the large scale, high quality and thickness controllable synthesis methods for most of the 2D materials for being applied in different electronic device structures are lack at the moment. Since as it goes, one can't make bricks without straws, thus synthesizing large-scale 2D materials that are capable of fulfilling industry standards is imperative for 2D materials capable of being fused into modern integrated circuits.

2D materials-based electronics are proposed to be capable of effectively conquering SCEs. Unfortunately, performance of 2D materials-based electronic device seldom

Table 1 Figure of merits of Si and 2D FETs extracted from literature

Materials	L_g (μm)	T_{ch} (nm)	$I_{\text{on}}/I_{\text{off}}$	μ ($\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$)	SS (mV dec^{-1})	References
5 nm nFinFET	0.019	5	8.1×10^4	1350	70	[290]
5 nm pFinFET	0.019	5	7.7×10^4		65	[290]
MoS ₂		0.8	10^7	70	150	[20]
Bi ₂ O ₂ Se			$> 10^5$	300	75	[23]
MoS ₂	3.5	0.65	10^7		70	[24]
MoS ₂	0.01	6	10^7	3	120	[51]
MoTe ₂ (n)	10	2.3	10^6	8.9		[70]
BP	1	5	10^5	280	190	[77]
InSe		32	10^7	3700		[89]
WS ₂		4.2		112		[97]
SnS ₂	3.7	1.8	10^7	50		[237]

outpaces that of state-of-the-art Si transistor, especially in ultra-scale technology node ascribed to the non-optimized 2D electronic device structures, leading to unrealized performance potential of 2D materials-based electronics. Contact engineering, dielectric integration and precisely doping of 2D materials are the main paradigms to devote efforts to improve the performance of 2D materials-based electronic devices.

The contact resistances of 2D transistors are generally several orders of magnitude higher than those of Si transistors, which mainly originates from the difficulty in degenerately doping of 2D materials. Reducing the contact resistance in 2D materials-based electronic devices has long been a monumental obstacle that has plagued the researchers since the contact resistance, acting as the throat of the carriers injected from drain to channel regions, determines the drain current to a large extent. To reduce the contact resistance in 2D materials-based electronics, one feasible avenue is to adopt edge contact instead of top contact, where edge contact eschews the van der Waals gap which will increase the carrier tunneling barrier, leading to reduction of contact resistance. Whereas, edge contact is daunting to be realized in experiment, one compromise procedure is to steer to hybrid contact structure, where edge contact and top contact coexist to reduce the contact resistance concurrently. Deriving from the dedicate surface of 2D materials, traditional metal deposition method often results in serious damage to 2D materials, where Fermi level pinning caused by metal induced gap states (MIGS) generally exists, which will suppress the work function tunability of contact metals, resulting in a large contact resistance. Adopting 2D metal electrode such as graphene or ameliorating the Fermi level pinning effect by inserting h-BN, oxide layers such as TiO_2 and Al_2O_3 to reduce the contact resistance have been extensively studied [97, 291, 292]. Semi-metal as Bi or Sb was demonstrated to be capable of forming ohmic contact with monolayer MoS_2 due to the suppression of MIGSs in semi-metals contributing to suppression of Fermi level pinning effect, leading to substantially reduced contact resistance of $123 \Omega \mu\text{m}^{-1}$ and quantum limit ohmic contact of $42 \Omega \mu\text{m}^{-1}$ in Bi and Sb contacted MoS_2 transistors respectively [293, 294]. Phase engineering is another effective method to reduce contact resistance in 2D electronics owe to the various phases for 2D TMDCs, where metallic phases can be adopted in source/drain regions by phase engineering to reduce contact resistance with electrodes [72]. MoS_2 doping by Yttrium to transfer it into metallic to form ohmic contact with 3D metal was presented in

2024 by Jianfeng Jiang et al., achieving an average of contact resistances of $69 \Omega \mu\text{m}^{-1}$ and total resistances of $235 \Omega \mu\text{m}^{-1}$ with 10 nm-channel-length MoS_2 transistor fabricated on a two-inch wafer, opening up new avenues to reduce contact resistance in 2D transistors on large scale [295]. Thanks to the achievements obtained in transfer of metal electrodes, van der Waals contact with transferred electrodes has reduced the contact resistance substantially attributable to the integrity of 2D materials without damage to the crystals of 2D materials, shedding light on wafer scale integration of van der Waals contact on 2D transistors [296, 297]. The former contact engineering efforts have dominantly been devoted to *n*-type transistors, especially MoS_2 transistor who has been the researching star in the 2D materials-based electronics or circuits by virtue of its mature fabrication process and environmental stability. Milestones obtained in diminishing contact resistance in *p*-type 2D transistor are rare attributed to higher hole injection Shottky Barrier (SB) height arising from Fermi level pinning effect. Drawing on reducing contact resistance by degenerate doping to reduce SB width in Si transistor, Mayukh Das and coworkers had developed a high performance *p*-type MoSe_2 transistor via degenerately substitutional p doping with Nb, in combining with a layer-by-layer thinning method to obtain thin channels region while leaving contact regions thick, an impressive benchmarking contact resistance of $95 \Omega/\mu\text{m}$ had been achieved with high I_{on} of $1.8 \text{ mA } \mu\text{m}^{-1}$, indicating the potential in improving the performance of *p*-type 2D transistors [298]. Fortunately, improvements are going on and accumulating for both *n*- and *p*-type 2D FETs, disruptive breakthroughs are waiting somewhere in the front, which marks the headway that the contact resistance in 2D electronics can be comparable or even outpace that of Si-based electronics, that is to say, the contact resistance of 2D electronics is feasible of fulfilling the standards set by the IRDS for the post Moore's technology nodes.

Dielectric engineering is another roadblock lays in front of the 2D electronics in their commercial application road, which is derived from enormous trap states existing in the interface between 2D channel and 3D dielectrics. The incumbent gate dielectric materials in Si dominant industry is HfO_2 , which is formidable to be deposited on 2D channels ascribing to the absence of dangling bonds on 2D channels, resulting in islands formation at thinner HfO_2 thickness and leading to inscalability of dielectric materials. Besides, the interfaces between 2D channels and 3D dielectrics are fraught with interface states, which are susceptible to

resulting in larger leakage current, device failure, variations and instability issues, preventing 2D materials-based transistors from realizing their full potentials of performance. 2D h-BN with high environmental stability and relatively large bandgap (5.9 eV) attests to be capable of forming van der interfaces between dielectrics and 2D channels, impeding the interface states that seriously degrade device performance. Nevertheless, the permittivity of h-BN is low ($\epsilon \sim 5$), leading to larger tunneling leakage current at ultra-thin thickness, exempting it from obtaining sub-1 nm EOT [93]. Native oxides of some 2D materials such as HfS_2 , $\text{Bi}_2\text{O}_2\text{Se}$, which could be oxidized into quasi-2D HfO_2 or 2D dielectric Bi_2SeO_5 with high dielectric permittivity and ultra-clean van der Waals interfaces with 2D channels prove to be effective dielectric materials in 2D transistors. Unfortunately, this means are limited to several specific 2D materials [100, 299]. Forming quasi van der Waals or van der Waals interfaces between gate dielectrics and 2D channels prove to be effective avenues to successfully integrate gate dielectrics into 2D transistors. Hitherto, epitaxial CaF_2 , atomically thin c- Al_2O_3 grown by ALD, MnAl_2S_4 multilayer flakes, single-crystalline GdOCl , atomically thin MgNb_2O_6 crystals, and even perovskite SrTiO_3 have been demonstrated to be feasible to form van der Waals or quasi van der Waals interfaces between 2D channels with interface trap states being suppressed, among which atomically thin c- Al_2O_3 prepared by ALD method, epitaxial MgNb_2O_6 , CVD grown GdOCl all demonstrated higher κ values, large-scale integration feasibility, presenting promising usage in commercialized 2D electronics [24, 300–304]. In another work, the freestanding nanomembranes of perovskite SrTiO_3 synthesized using hybrid molecular beam evaporation (MBE) were substantiated to possess incipient ferroelectricity at room temperature and showcase stable ferroelectric order below 100 K, which contributed to its capability to fabricate robust cryogenic memory devices at low temperature and construct physical reservoirs for pattern recognition at room temperature, paving the way for fusing 3D perovskite materials with marvelous properties into 2D materials-based electronics, enabling the integration of diverse materials into silicon complementary metal–oxide–semiconductor technology [305]. For another, wafer-scale transfer of 3D dielectric patterns from sacrifice substrates directly to target substrates with pre-patterned 2D electronics has been realized, paving a new promising avenue to integrate high κ dielectric materials with 2D channels with interface trap

states inhibited, which is compatible with incumbent semiconductor manufacturing process as well [306]. Endeavors have been persistently devoted to the “right” 2D dielectric materials pursuit and newly efficient and facile techniques to integrated prevalent high κ oxides into 2D transistors with interface states impeded, abundant achievements have been attained up to now, thus it is hopeful in the future, dielectric integration issues in 2D electronic devices can be perfectly addressed and the roadblock be gotten around successfully.

It is impractical to dope 2D materials precisely alike traditional 3D semiconductors with high energy ion implantation attributed to the fact that the atomically thin thickness and delicate crystal structures of 2D materials are subjected to damage. To fabricate CMOS inverters which are cornerstones of modern integrated circuits, both n- and p- type 2D semiconductors are indispensable, and what is more, one kind of material platform for CMOS inverter fabrication offers the opportunities to substantially simplify the fabrication process instead of adopting different kinds of 2D materials, thus it is imperative to find avenues to precisely doping 2D materials with carrier conductivity types definitely controllable. There are some feasible avenues to effectively doping 2D materials have been reported. Chemical doping can effectively dope 2D materials to be *n*- or *p*-types according to the chemical reagents adopted, whereas, chemical doping generally proves to be unstable, which results in device performance degradation or device failure. On the other hand, the chemical doping processes are often associated with toxic organic solvents, which may cause damage to 2D materials and introduce residues or defects that will give rise to performance degradation. Electrostatic doping is verified to be an effective technique to dope most 2D semiconductor materials, applying additional voltage may enhance, deplete or change the conductivity properties of 2D materials, leading to selectively doping in 2D materials. Unfortunately, electrostatic doping often requires additional electrodes, which will complicate the fabrication process of 2D electronic devices, unfavorable for electronic device dimensional scaling down. The passivated oxide materials Al_2O_3 have been proved to be capable of negatively doping MoS_2 transistor, leading its subthreshold voltage to be more negative and resulting in high on state current [307]. NH_3 or N_2 plasma spurred by ultra-low power were demonstrated to be able to dope 2D materials by substitution doping techniques, whereas, vacancies, trap states and damages could be introduced during the doping process, resulting in

huge difficulty to precisely control the doping concentrations and the quality of 2D materials [308]. Introducing donor or acceptor elements during the 2D materials synthesis process can result in well controlled, stable doping in 2D materials via perfectly engineered process, though defects such as vacancies or trap states may be introduced in the synthesis process, the doping density and materials quality can be optimized by adopting appropriate doping species and perfectly adjusting the grown process. A recently published CMOS inverter fabricated from precise doping of 2H-MoTe₂ to *n*- and *p*- type with controlled carrier concentration with Re and Nb substitutional doping, the doped 2H-MoTe₂ demonstrated high quality by delicately tuning the synthesis process, CMOS inverter arrays based on as grown *n*- and *p*-type MoTe₂ presented a voltage gain of 38.2 accompanied by a peak static power consumption of 89.5 nW at V_{dd} of 4 V, casting new light on precisely doping 2D materials to both *n*- and *p*-types in large-scale [309]. In all, the practical doping techniques that apply to large scale precisely controlled doping of 2D materials at the moment is via substitution doping during the synthesis process, which are capable of obtaining high quality 2D materials with accurately tuned doping types and concentrations in large scale.

Attributed to the hurdles in synthesizing large-scale homogeneous 2D materials with electronic quality, wafer-scale transferring procedure, challenges in fabricating 2D electronic devices mentioned above, 2D materials-based electronics suffer from large device-to-device and cycle-to-cycle variations issues, which results in the instability of the devices, posing significant challenge to fabricate 2D materials-based circuits, especially the VLSI ones that encompass tens of thousands of devices, which has not been realized up to now. The variation issues of 2D electronics are fundamentally dominated by wafer-scale synthesis of 2D materials. The present large-scale 2D materials synthesized via CVD, MOCVD, MBE, ALD, or liquid methods generally possess large amounts of defects, including vacancies, interstitials, grain boundaries, cracks or multilayer island regions, which are ineluctable at the moment with present growth techniques, resulting in notorious device variations and low yields problems that lay aside insurmountable obstacles to fabricate pure 2D materials-based VLSIs since the failure or misfunctions of the devices may lead to false signals in the circuits, which finally accumulates to circuits failure as well. Furthermore, wafer-scale precisely transferring of 2D materials from sacrificial growth substrates to

target substrates without damages or residues has long been a bottleneck that shields 2D materials-based circuits from upgrading. The commonly adopted wet transfer process generally results in polymer residues or surface damage by noxious solvent, while the lately developed dry transfer method suffers from limited materials size, and moreover, cracks may emerge during the transfer process. Other kinds of transfer techniques including wet-dry mixed transfer process, metal assisted transfer or wafer bonding have been developed, all of which prove to be promising but are unable to obtain clean and intact 2D materials like the as-synthesized ones at the present stage. The defects and cracks introduced during transferring process also contribute to device variation issues. Moreover, there exist environmental, equipment difference and even the different states of the persons who perform the experiments, all of which will lead to device-to-device and cycle-to-cycle variations of 2D electronic devices ascribed to the ultra-sensitivity of 2D materials to external conditions. The fundamental factors that determine the device variations in 2D electronics are still the 2D material quality, other external factors mentioned above can be ameliorated by performing the experiments in more stable environments or referring to automatic machines to perform the fabrication process. Device variations will keep on existing until someday breakthroughs in fabricating large-scale uniform 2D materials of high quality come into view.

In all, the 2D electronic devices with performance optimized contingent not only upon high quality 2D materials synthesized with required doping types, concentration and optimized device structures, but also hinge on reduced contact resistance to boost on state current, perfectly integrated high κ gate dielectric to obtain enhanced electrostatic controllability to suppress SCEs and leakage current. Reducing the 2D electronic devices variations by referring to uniform and high quality 2D materials also should deserve equal attentions being paid on as those to improve discrete device performance, since uniform electronic devices arrays with high yield, performance stability and low variations are indispensable and imperative for further fabrication of 2D materials-based ICs.

In the circuit level, it is natural to hold the view that the successful function of 2D materials-based circuits rely on every discrete electronics in the circuits to function properly and work at their best states, and even one small device's failure will conduce to the misfunctions of the ICs. Thus, to prepare 2D materials-based integrated circuits, homogeneous 2D materials of electronic quality, device performance

being optimized to their best states, high devices yield that has better to draw on unite, high device endurance and low variations, high stability are necessary to make sure that the ICs can work properly apart from circuit design optimization. The first 2D materials-based 1-bit processor was reported in 2017, no substantive progresses in this paradigm have been demonstrated since then, the reasons lie in that disruptive achievements are yet to be attained in 2D materials synthesis with industry standards; on the other hand, most modern 2D ICs are based on only *n*- or *p*-type device that is fabricated from one kind of 2D material to simplify the manufacturing process, which impedes the optimization of the integrated circuits and set even high requirements to design the circuits; thirdly, device yields, stability, endurance and variations are about to fulfill the rigorous requirements set by an properly functioned integrated circuits. All in all, there is a long and harsh way to go to get 2D materials-based ICs to outpace or even be comparable with those based on state-of-the-art Si electronics.

Integrating 2D materials with modern Si dominated semiconductor fabrication process is of momentous importance for 2D materials-based electronics or circuits to be commercially used some day in the future. Whereas, the process is confronted with massive challenges and obstacles. The modern Si manufabrication processes involve high energy bombarding or high temperature annealing process which may lead to noteworthy damage to 2D materials, resulting in device failure or performance degradation, thus new doping techniques for 2D materials that are modest and compatible with Si production lines are desperate to be developed to integrated 2D materials into modern Si based semiconductor industry. Additionally, when 2D materials are chosen to be channel materials in superseding Si, the high κ metal gate (HKMG) integration process may encounter challenges as well, where the direct deposition of high κ HfO_2 on 2D channel often results in substantial interface states stemming from absence of nucleation sites caused by dangling-bonds free surface of 2D materials. The plethora interface states will lead to gate leakage current increase, and what is more, dielectric breakdown may happens once the interface states accumulate to exceed critical value, leading to device failure. Adopting van der Waal high κ materials or van der Waal high κ in combined with 3D high κ oxides stack to form sharp interfaces with 2D channels with interface states suppressed proves to be effective avenues to integrated HKMG onto 2D channels, whereas, this procedure involves 2D

materials transfer process, which is also critical and difficult to be performed in practical Si production line. To fuse 2D material into Si production line, wafer-scale transferring process automatically with precise alignment and no damage to 2D materials are imperative, whereas which are impractical at the moment. An alternative option is to grow 2D material directly on below substrate, which proves to be perfect since transferring process more or less will lead to residues, small cracks or wrinkles in 2D materials, resulting in performance degradation or yield decrement. Nonetheless, growing 2D materials of high quality always involves high temperature annealing, which may deteriorate the following process, thus, low temperature growth of 2D materials with high quality on arbitrary substrates are needed to fulfill the requirements of protecting the as fabricated infrastructures below and high quality channel materials to realize high device performance concurrently. At the present stage, it is impractical to totally replace Si by 2D materials in semiconductor industry, one favorable option is to integrated 2D materials-based electronics with Si based circuits to attain additional functions. In these context, obstacles that should be conquered encompass precise transferring process and effective void contact formation with below Si circuits.

Fortunately, hopes and opportunities exist anyhow and successes are yet to come someday in the future. Though it is impractical to completely supersede conventional 3D semiconductor with 2D materials to fabricate integrated circuits at the moment, 2D materials have found their place where they can fulfill their potential by complementing or even replacing some traditional semiconductor materials in specific regimes. Attributed to their high carrier mobility, environmental stability and superior mechanical scalability, graphene has been adopted in the interconnect barrier layer in BEOL at advanced technology nodes, which leads to reduced resistance, suppression of ion migration and enhanced thermal conductivity [310]. For another, graphene based sub-THz receiver holds the potential to be used for the incoming 6G communication, outperforming state-of-the-art sub-THz receiver and mitigating the data traffic issue predicated by Edholms' law [282]. Due to the intrinsic high surface-to-volume ratio of 2D materials, 2D materials-based sensors are more sensitive and selective. The practical developing road for 2D materials-based electronics is to combine with Si logic circuits to increase the functionality of the chip by concurrently leveraging the merits of modern mature 3D semiconductor technology and the diverse functions of 2D

materials-based electronics to obtain more functions to fulfill the increasingly various demands of modern life at the moment. For another, 2D materials-based memristor arrays for computing-in-memory to conquer memory wall or for neuromorphic computing in data-intensive computing demonstrates promising results.

The 2D materials-based ICs are in their nascent stage, enormous challenges and large room for improvements have been still left behind waiting for further endeavors to be devoted to. Fortunately, improvement have been made persistently in all aspects of 2D materials-based ICs, from large-scale synthesis of 2D materials with industry standards and the most “right” 2D materials pursuit, device performance optimization via contact engineering, precisely doping control, high κ dielectric integration, strain engineering to increase carrier mobility, to circuit design optimization to obtain the most functional IC with the least electronic devices to decrease power consumption and increase area-efficiency. Accumulating step and step, one can culminate the mountaintop no matter how high it is. With more and more attention being paid to the development of integrated circuits based on 2D materials, achievements amass to some extent where transformative explosion will break out and 2D materials are poised to give full play to their strength in semiconductor industry some day in the future, either completely take over Si as the dominant semiconductor materials or complement Si to realize their full potential to obtain diverse functions to fulfill the various requirements of modern life.

Acknowledgements The work is supported by start-up capital of Ningbo Eastern Institute of technology.

Author contributions L. Qin wrote and revised the manuscript, L. Wang reviewed and supervised the work.

Declarations

Conflict of interest The authors declare no interest conflict. They have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain

permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

References

1. G.E. Moore, Cramming more components onto integrated circuits. *Proc. IEEE* **86**(1), 82–85 (1998). <https://doi.org/10.1109/JPROC.1998.658762>
2. M. Chhowalla, D. Jena, H. Zhang, Two-dimensional semiconductors for transistors. *Nat. Rev. Mater.* **1**(11), 16052 (2016). <https://doi.org/10.1038/natrevmats.2016.52>
3. H. Li, Q. Li, Y. Li, Z. Yang, R. Quhe et al., Recent experimental breakthroughs on 2D transistors: approaching the theoretical limit. *Adv. Funct. Mater.* **34**(38), 2402474 (2024). <https://doi.org/10.1002/adfm.202402474>
4. D. Bol, R. Ambroise, D. Flandre, J.-D. Legat, Interests and limitations of technology scaling for subthreshold logic. *IEEE T. VLSI Syst.* **17**(10), 1508–1519 (2009). <https://doi.org/10.1109/TVLSI.2008.2005413>
5. W. Zhao, Y. Cao, New generation of predictive technology model for sub-45 nm early design exploration. *IEEE Trans. Electron Devices* **53**(11), 2816–2823 (2006). <https://doi.org/10.1109/TED.2006.884077>
6. Q. Yang, Z.-D. Luo, H. Duan, X. Gan, D. Zhang et al., Steep-slope vertical-transport transistors built from sub-5 nm Thin van der Waals heterostructures. *Nat. Commun.* **15**(1), 1138 (2024). <https://doi.org/10.1038/s41467-024-45482-x>
7. T. Pei, L. Bao, G. Wang, R. Ma, H. Yang et al., Few-layer SnSe₂ transistors with high on/off ratios. *Appl. Phys. Lett.* **108**(5), 053506 (2016). <https://doi.org/10.1063/1.4941394>
8. J. Seo, J. Lee, M. Shin, Analysis of drain-induced barrier rising in short-channel negative-capacitance FETs and its applications. *IEEE Trans. Electron Devices* **64**(4), 1793–1798 (2017). <https://doi.org/10.1109/TED.2017.2658673>
9. J.-S. Yoon, J. Jeong, S. Lee, R.-H. Baek, Bottom oxide bulk FinFETs without punch-through-stopper for extending toward 5-nm node. *IEEE Access* **7**, 75762 (2019). <https://doi.org/10.1109/ACCESS.2019.2920902>
10. I. Ferain, C.A. Colinge, J. Colinge, Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors. *Nature* **479**, 310 (2011). <https://doi.org/10.1038/nature10676>
11. H. Wang, S. Gao, F. Zhang, F. Meng, Z. Guo et al., Repression of interlayer recombination by graphene generates a sensitive nanostructured 2D vdW heterostructure based photodetector. *Adv. Sci.* **8**, 2100503 (2021). <https://doi.org/10.1002/advs.202100503>
12. L. Yin, R. Cheng, J. Ding, J. Jiang, Y. Hou et al., Two-dimensional semiconductors and transistors for future integrated circuits. *ACS Nano* **18**(11), 7739–7768 (2024). <https://doi.org/10.1021/acsnano.3c10900>
13. K.S. Novoselov, A.K. Geim, S.V. Morozov, D. Jiang, Y. Zhang et al., Electric field effect in atomically thin carbon

- films. *Science* **306**(5696), 666–669 (2004). <https://doi.org/10.1126/science.1102896>
14. X. Jing, Y. Illarionov, E. Yalon, P. Zhou, T. Grasser et al., Engineering field effect transistors with 2D semiconducting channels: status and prospects. *Adv. Funct. Mater.* **30**(18), 1901971 (2020). <https://doi.org/10.1002/adfm.201901971>
15. F. Schwierz, J. Pezoldt, R. Granzner, Two-dimensional materials and their prospects in transistor electronics. *Nanoscale* **7**(18), 8261–8283 (2015). <https://doi.org/10.1039/c5nr01052g>
16. Y. Liu, X. Duan, H.-J. Shin, S. Park, Y. Huang et al., Promises and prospects of two-dimensional transistors. *Nature* **591**(7848), 43–53 (2021). <https://doi.org/10.1038/s41586-021-03339-z>
17. Y. Liu, X. Duan, Y. Huang, X. Duan, Two-dimensional transistors beyond graphene and TMDCs. *Chem. Soc. Rev.* **47**(16), 6388–6409 (2018). <https://doi.org/10.1039/c8cs00318a>
18. M.C. Lemme, L. Li, T. Palacios, F. Schwierz, Two-dimensional materials for electronic applications. *MRS Bull.* **39**, 711–718 (2014). <https://doi.org/10.1557/mrs.2014.138>
19. X. Zhang, Software system research in post-Moore's Law era: a historical perspective for the future. *Sci. China Inf. Sci.* **62**(9), 196101 (2019). <https://doi.org/10.1007/s11432-019-9860-1>
20. H. Xu, H. Zhang, Z. Guo, Y. Shan, S. Wu et al., High-performance wafer-scale MoS₂ transistors toward practical application. *Small* **14**(48), e1803465 (2018). <https://doi.org/10.1002/sml.201803465>
21. J. Chen, M. Sun, Z. Wang, Z. Zhang, K. Zhang et al., Performance limits and advancements in single 2d transition metal dichalcogenide transistor. *Nano-Micro Lett.* **16**, 264 (2024). <https://doi.org/10.1007/s40820-024-01461-x>
22. A.E. Naclerio, P.R. Kidambi, A review of scalable hexagonal boron nitride (h-BN) synthesis for present and future applications. *Adv. Mater.* **35**(6), e2207374 (2023). <https://doi.org/10.1002/adma.202207374>
23. Z. Dong, Q. Hua, J. Xi, Y. Shi, T. Huang et al., Ultrafast and low-power 2D Bi₂O₂Se memristors for neuromorphic computing applications. *Nano Lett.* **23**(9), 3842–3850 (2023). <https://doi.org/10.1021/acs.nanolett.3c00322>
24. J.-K. Huang, Y. Wan, J. Shi, J. Zhang, Z. Wang et al., High-κ perovskite membranes as insulators for two-dimensional transistors. *Nature* **605**(7909), 262–267 (2022). <https://doi.org/10.1038/s41586-022-04588-2>
25. Q.H. Wang, K. Kalantar-Zadeh, A. Kis, J.N. Coleman, M.S. Strano, Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat. Nanotechnol.* **7**(11), 699–712 (2012). <https://doi.org/10.1038/nnano.2012.193>
26. W. Zhu, T. Low, H. Wang, P. Ye, X. Duan, Nanoscale electronic devices based on transition metal dichalcogenides. *D Mater.* **6**(3), 032004 (2019). <https://doi.org/10.1088/2053-1583/ab1ed9>
27. A.K. Geim, K.S. Novoselov, The rise of graphene. *Nat. Mater.* **6**, 183 (2007). <https://doi.org/10.1038/nmat1849>
28. Z. Guan, H. Hu, X. Shen, P. Xiang, N. Zhong et al., Recent progress in two-dimensional ferroelectric materials. *Adv. Electron. Mater.* **6**(1), 1900818 (2020). <https://doi.org/10.1002/aelm.201900818>
29. X. Zou, H. Liang, Y. Li, Y. Zou, F. Tian et al., 2D Bi₂O₂Te semiconductor with single-crystal native oxide layer. *Adv. Funct. Mater.* **33**(18), 2213807 (2023). <https://doi.org/10.1002/adfm.202213807>
30. H. Song, F. Zhou, S. Yan, X. Su, H. Wu et al., Enhanced transport and optoelectronic properties of van der waals materials on CaF₂ films. *Nano Lett.* **23**(11), 4983–4990 (2023). <https://doi.org/10.1021/acs.nanolett.3c00818>
31. J. Jiang, L. Xu, C. Qiu, L.-M. Peng, Ballistic two-dimensional InSe transistors. *Nature* **616**(7957), 470–475 (2023). <https://doi.org/10.1038/s41586-023-05819-w>
32. S. Zeng, C. Liu, P. Zhou, Transistor engineering based on 2D materials in the post-silicon era. *Nat. Rev. Electr. Eng.* **1**(5), 335–348 (2024). <https://doi.org/10.1038/s44287-024-00045-6>
33. Y. Zhai, Z. Feng, Y. Zhou, S.-T. Han, Energy-efficient transistors: suppressing the subthreshold swing below the physical limit. *Mater. Horiz.* **8**(6), 1601–1617 (2021). <https://doi.org/10.1039/d0mh02029j>
34. L. Qin, H. Tian, C. Li, Z. Xie, Y. Wei et al., Steep slope field effect transistors based on 2D materials. *Adv. Electron. Mater.* **10**(8), 2300625 (2024). <https://doi.org/10.1002/aelm.202300625>
35. D. Daw, H. Bouzid, M. Jung, D. Suh, C. Biswas et al., Ultrafast negative capacitance transition for 2D ferroelectric MoS₂/graphene transistor. *Adv. Mater.* **36**(13), e2304338 (2024). <https://doi.org/10.1002/adma.202304338>
36. K. Nakamura, N. Nagamura, K. Ueno, T. Taniguchi, K. Watanabe et al., All 2D heterostructure tunnel field-effect transistors: impact of band alignment and heterointerface quality. *ACS Appl. Mater. Interfaces* **12**(46), 51598–51606 (2020). <https://doi.org/10.1021/acsami.0c13233>
37. X. Xie, Z. Wang, X. Liu, F. Liu, Ternary cold source transistors for multivalued logic applications. *Phys. Rev. Appl.* **22**, 014053 (2024). <https://doi.org/10.1103/PhysRevApplied.22.014053>
38. E.C. Ahn, 2D materials for spintronic devices. *NPJ 2D Mater. Appl.* **4**, 17 (2020). <https://doi.org/10.1038/s41699-020-0152-0>
39. L. Meng, J. Zhang, X. Yuan, M. Yang, B. Wang et al., Gate voltage dependence ultrahigh sensitivity WS₂ avalanche field-effect transistor. *IEEE Trans. Electron Devices* **69**(6), 3225–3229 (2022). <https://doi.org/10.1109/TED.2022.3166714>
40. A. Razavieh, P. Zeitoff, E.J. Nowak, Challenges and limitations of CMOS scaling for FinFET and beyond architectures. *IEEE Trans. Nanotechnol.* **18**, 999–1004 (2019). <https://doi.org/10.1109/TNANO.2019.2942456>
41. J. Ajayan, D. Nirmal, S. Tayal, S. Bhattacharya, L. Arivazhagan et al., Nanosheet field effect transistors—a next generation device to keep Moore's law alive: an intensive

- study. *Microelectron. J.* **114**, 105141 (2021). <https://doi.org/10.1016/j.mejo.2021.105141>
42. Y.-J. Lee, G.-L. Luo, F.-J. Hou, M.-C. Chen, C.-C. Yang et al., Ge GAA FETs and TMD FinFETs for the applications beyond Si: a review. *IEEE J. Electron Devices Soc.* **4**(5), 286–293 (2016). <https://doi.org/10.1109/JEDS.2016.2590580>
 43. U.K. Das, M.M. Hussain, Benchmarking silicon FinFET with the carbon nanotube and 2D-FETs for advanced node CMOS logic application. *IEEE Trans. Electron Devices* **68**(7), 3643–3648 (2021). <https://doi.org/10.1109/TED.2021.3081076>
 44. X. Huang, C. Liu, S. Zeng, Z. Tang, S. Wang et al., Ultrathin multibridge channel transistor enabled by van der waals assembly. *Adv. Mater.* **33**(37), e2102201 (2021). <https://doi.org/10.1002/adma.202102201>
 45. C. Liu, H. Chen, S. Wang, Q. Liu, Y.-G. Jiang et al., Two-dimensional materials for next-generation computing technologies. *Nat. Nanotechnol.* **15**(7), 545–557 (2020). <https://doi.org/10.1038/s41565-020-0724-3>
 46. L. Yin, R. Cheng, Y. Wen, C. Liu, J. He, Emerging 2D memory devices for in-memory computing. *Adv. Mater.* **33**(29), 2007081 (2021). <https://doi.org/10.1002/adma.202007081>
 47. Y. Wang, Q. Sun, J. Yu, N. Xu, Y. Wei et al., Boolean logic computing based on neuromorphic transistor. *Adv. Funct. Mater.* **33**(47), 2305791 (2023). <https://doi.org/10.1002/adfm.202305791>
 48. H. Yoo, C.-H. Kim, Multi-valued logic system: new opportunities from emerging materials and devices. *J. Mater. Chem. C* **9**(12), 4092–4104 (2021). <https://doi.org/10.1039/d1tc00148e>
 49. N. Li, Q. Wang, C. He, J. Li, X. Li et al., 2D semiconductor based flexible photoresponsive ring oscillators for artificial vision pixels. *ACS Nano* **17**, 991–999 (2023). <https://doi.org/10.1021/acsnano.2c06921>
 50. S.B. Jo, J. Kang, J.H. Cho, Recent advances on multivalued logic gates: a materials perspective. *Adv. Sci.* **8**(8), 2004216 (2021). <https://doi.org/10.1002/advs.202004216>
 51. K. Ashokbhai Patel, R.W. Grady, K.K.H. Smithe, E. Pop, R. Sordan, Ultra-scaled MoS₂ transistors and circuits fabricated without nanolithography. *2D Mater.* **7**(1), 015018 (2020). <https://doi.org/10.1088/2053-1583/ab44ef0>
 52. D. Jayachandran, N.U. Sakib, S. Das, 3D integration of 2D electronics. *Nat. Rev. Electr. Eng.* **1**(5), 300–316 (2024). <https://doi.org/10.1038/s44287-024-00038-5>
 53. D. Jayachandran, R. Pendurthi, M.U.K. Sadaf, N.U. Sakib, A. Pannone et al., Three-dimensional integration of two-dimensional field-effect transistors. *Nature* **625**(7994), 276–281 (2024). <https://doi.org/10.1038/s41586-023-06860-5>
 54. Y. Shen, Z. Dong, Y. Sun, H. Guo, F. Wu et al., The trend of 2D transistors toward integrated circuits: scaling down and new mechanisms. *Adv. Mater.* **34**(48), 2201916 (2022). <https://doi.org/10.1002/adma.202201916>
 55. G.V. Resta, A. Leonhardt, Y. Balaji, S. De Gendt, P.-E. Gaillardon et al., Devices and circuits using novel 2-D materials: a perspective for future VLSI systems. *IEEE T. VLSI Syst.* **27**(7), 1486–1503 (2019). <https://doi.org/10.1109/TVLSI.2019.2914609>
 56. C. Sheng, X. Dong, Y. Zhu, X. Wang, X. Chen et al., Two-dimensional semiconductors: from device processing to circuit integration. *Adv. Funct. Mater.* **33**(50), 2304778 (2023). <https://doi.org/10.1002/adfm.202304778>
 57. M. Turunen, M. Brotons-Gisbert, Y. Dai, Y. Wang, E. Scerri et al., Quantum photonics with layered 2D materials. *Nat. Rev. Phys.* **4**(4), 219–236 (2022). <https://doi.org/10.1038/s42254-021-00408-0>
 58. K. Khan, A.K. Tareen, M. Aslam, R. Wang, Y. Zhang et al., Recent developments in emerging two-dimensional materials and their applications. *J. Mater. Chem. C* **8**(2), 387–440 (2020). <https://doi.org/10.1039/c9tc04187g>
 59. P. Kumbhakar, J.S. Jayan, A.S. Madhavikutty, P.R. Sreeram, A. Saritha et al., Prospective applications of two-dimensional materials beyond laboratory frontiers: a review. *iScience* **26**(5), 106671 (2023). <https://doi.org/10.1016/j.isci.2023.106671>
 60. Y. Wang, S. Sarkar, H. Yan, M. Chhowalla, Critical challenges in the development of electronics based on two-dimensional transition metal dichalcogenides. *Nat. Electron.* **7**(8), 638–645 (2024). <https://doi.org/10.1038/s41928-024-01210-3>
 61. R.F. Frindt, Single crystals of MoS₂ several molecular layers thick. *J. Appl. Phys.* **37**(4), 1928–1929 (1966). <https://doi.org/10.1063/1.1708627>
 62. P. Joensen, R.F. Frindt, S.R. Morrison, Single-layer MoS₂. *Mater. Res. Bull.* **21**(4), 457–461 (1986). [https://doi.org/10.1016/0025-5408\(86\)90011-5](https://doi.org/10.1016/0025-5408(86)90011-5)
 63. N. Thomas, S. Mathew, K.M. Nair, K. O'Dowd, P. Forouzan-deh et al., 2D MoS₂: structure, mechanisms, and photocatalytic applications. *Mater. Today Sustain.* **13**, 100073 (2021). <https://doi.org/10.1016/j.mtsust.2021.100073>
 64. B. Liu, A. Abbas, C. Zhou, Two-dimensional semiconductors: from materials preparation to electronic applications. *Adv. Electron. Mater.* **3**(7), 1700045 (2017). <https://doi.org/10.1002/aelm.201700045>
 65. S. Manzeli, D. Ovchinnikov, D. Pasquier, O.V. Yazyev, A. Kis, 2D transition metal dichalcogenides. *Nat. Rev. Mater.* **2**(8), 17033 (2017). <https://doi.org/10.1038/natrevmats.2017.33>
 66. Z. Cheng, X. Jia, B. Han, M. Li, W. Xu et al., P/N-type conversion of 2D MoTe₂ controlled by top gate engineering for logic circuits. *ACS Appl. Mater. Interfaces* **16**(28), 36539–36546 (2024). <https://doi.org/10.1021/acsaami.4c03090>
 67. B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis, Single-layer MoS₂ transistors. *Nat. Nanotechnol.* **6**(3), 147–150 (2011). <https://doi.org/10.1038/nnano.2010.279>
 68. S.G. Seo, J. Jeong, S.Y. Kim, A. Kumar, S.H. Jin, Reversible and controllable threshold voltage modulation for n-channel MoS₂ and p-channel MoTe₂ field-effect transistors via multiple counter doping with ODTs/poly-L-lysine charge enhancers. *Nano Res.* **14**(9), 3214–3227 (2021). <https://doi.org/10.1007/s12274-021-3523-8>



69. L. Tang, J. Zou, P-type two-dimensional semiconductors: from materials preparation to electronic applications. *Nano-Micro Lett.* **15**(1), 230 (2023). <https://doi.org/10.1007/s40820-023-01211-5>
70. Y.J. Park, A.K. Katiyar, A.T. Hoang, J. Ahn, Controllable P- and N-type conversion of MoTe₂ via oxide interfacial layer for logic circuits. *Small* **15**, 1901772 (2019). <https://doi.org/10.1002/sml.201901772>
71. R. Kappera, D. Voiry, S.E. Yalcin, B. Branch, G. Gupta et al., Phase-engineered low-resistance contacts for ultrathin MoS₂ transistors. *Nat. Mater.* **13**(12), 1128–1134 (2014). <https://doi.org/10.1038/nmat4080>
72. D.S. Schulman, A.J. Arnold, S. Das, Contact engineering for 2D materials and devices. *Chem. Soc. Rev.* **47**(9), 3037–3058 (2018). <https://doi.org/10.1039/c7cs00828g>
73. B. Luo, G. Liu, L. Wang, Recent advances in 2D materials for photocatalysis. *Nanoscale* **8**(13), 6904–6920 (2016). <https://doi.org/10.1039/c6nr00546b>
74. H.R. Banjade, J. Pan, Q. Yan, Monolayer 2D semiconducting tellurides for high-mobility electronics. *Phys. Rev. Mater.* **5**, 014005 (2021). <https://doi.org/10.1103/physrevmaterials.5.014005>
75. A. Castellanos-Gomez, Black phosphorus: narrow gap, wide applications. *J. Phys. Chem. Lett.* **6**(21), 4280–4291 (2015). <https://doi.org/10.1021/acs.jpclett.5b01686>
76. H. Du, X. Lin, Z. Xu, D. Chu, Recent developments in black phosphorus transistors. *J. Mater. Chem. C* **3**(34), 8760–8775 (2015). <https://doi.org/10.1039/c5tc01484k>
77. L. Li, M. Engel, D.B. Farmer, S.J. Han, H.S. Wong, High-performance p-type black phosphorus transistor with scandium contact. *ACS Nano* **10**(4), 4672–4677 (2016). <https://doi.org/10.1021/acs.nano.6b01008>
78. X. Li, Z. Yu, X. Xiong, T. Li, T. Gao et al., High-speed black phosphorus field-effect transistors approaching ballistic limit. *Sci. Adv.* **5**(6), eaau3194 (2019). <https://doi.org/10.1126/sciadv.aau3194>
79. D. He, Y. Wang, Y. Huang, Y. Shi, X. Wang et al., High-performance black phosphorus field-effect transistors with long-term air stability. *Nano Lett.* **19**(1), 331–337 (2019). <https://doi.org/10.1021/acs.nanolett.8b03940>
80. P.C. Debnath, K. Park, Y.-W. Song, Recent advances in black-phosphorus-based photonics and optoelectronics devices. *Small Meth.* **2**(4), 1700315 (2018). <https://doi.org/10.1002/smt.201700315>
81. M. Zhang, Q. Wu, F. Zhang, L. Chen, X. Jin et al., 2D black phosphorus saturable absorbers for ultrafast photonics. *Adv. Opt. Mater.* **7**(1), 1800224 (2019). <https://doi.org/10.1002/adom.201800224>
82. L. Huang, K.-W. Ang, Black phosphorus photonics toward on-chip applications. *Appl. Phys. Rev.* **7**(3), 031302 (2020). <https://doi.org/10.1063/5.0005641>
83. X. Liu, K. Chen, X. Li, Q. Xu, J. Weng et al., Electron matters: recent advances in passivation and applications of black phosphorus. *Adv. Mater.* **33**(50), 2005924 (2021). <https://doi.org/10.1002/adma.202005924>
84. D.K. Sang, H. Wang, Z. Guo, N. Xie, H. Zhang, Recent developments in stability and passivation techniques of phosphorene toward next-generation device applications. *Adv. Funct. Mater.* **29**(45), 1903419 (2019). <https://doi.org/10.1002/adfm.201903419>
85. A. Pon, A. Bhattacharyya, R. Rathinam, Recent developments in black phosphorous transistors: a review. *J. Electron. Mater.* **50**(11), 6020–6036 (2021). <https://doi.org/10.1007/s11664-021-09183-1>
86. H. Cai, Y. Gu, Y.-C. Lin, Y. Yu, D.B. Geohegan et al., Synthesis and emerging properties of 2D layered III–VI metal chalcogenides. *Appl. Phys. Rev.* **6**(4), 041312 (2019). <https://doi.org/10.1063/1.5123487>
87. B. Chitara, A. Ya'akovovitz, Elastic properties and breaking strengths of GaS, GaSe and GaTe nanosheets. *Nanoscale* **10**(27), 13022–13027 (2018). <https://doi.org/10.1039/C8NR01065J>
88. H. Arora, A. Erbe, Recent progress in contact, mobility, and encapsulation engineering of InSe and GaSe. *InfoMat* **3**(6), 662–693 (2021). <https://doi.org/10.1002/inf2.12160>
89. M. Li, C.-Y. Lin, S.-H. Yang, Y.-M. Chang, J.-K. Chang et al., High mobilities in layered InSe transistors with indium-encapsulation-induced surface charge doping. *Adv. Mater.* **30**(44), 1803690 (2018). <https://doi.org/10.1002/adma.201803690>
90. D.A. Bandurin, A.V. Tyurnina, G.L. Yu, A. Mishchenko, V. Zolyomi et al., High electron mobility, quantum Hall effect and anomalous optical response in atomically thin InSe. *Nat. Nanotechnol.* **12**(3), 223–227 (2017). <https://doi.org/10.1038/nnano.2016.242>
91. S. Chandra, P. Dutta, K. Biswas, High-performance thermoelectrics based on solution-grown SnSe nanostructures. *ACS Nano* **16**(1), 7–14 (2022). <https://doi.org/10.1021/acsnano.1c10584>
92. S. Yang, Y. Liu, M. Wu, L.-D. Zhao, Z. Lin et al., Highly-anisotropic optical and electrical properties in layered SnSe. *Nano Res.* **11**(1), 554–564 (2018). <https://doi.org/10.1007/s12274-017-1712-2>
93. T. Knobloch, Y.Y. Illarionov, F. Ducry, C. Schleich, S. Wachter et al., The performance limits of hexagonal boron nitride as an insulator for scaled CMOS devices based on two-dimensional materials. *Nat. Electron.* **4**(2), 98–108 (2021). <https://doi.org/10.1038/s41928-020-00529-x>
94. K. Yi, Y. Wu, L. An, Y. Deng, R. Duan et al., Van der waals encapsulation by ultrathin oxide for air-sensitive 2D materials. *Adv. Mater.* **36**(33), 2403494 (2024). <https://doi.org/10.1002/adma.202403494>
95. S. Ahn, G. Kim, P.K. Nayak, S.I. Yoon, H. Lim et al., Prevention of transition metal dichalcogenide photodegradation by encapsulation with h-BN layers. *ACS Nano* **10**(9), 8973–8979 (2016). <https://doi.org/10.1021/acsnano.6b05042>
96. N. Petrone, T. Chari, I. Meric, L. Wang, K.L. Shepard et al., Flexible graphene field-effect transistors encapsulated in hexagonal boron nitride. *ACS Nano* **9**(9), 8953–8959 (2015). <https://doi.org/10.1021/acsnano.5b02816>

97. N.A.N. Phan, H. Noh, J. Kim, Y. Kim, H. Kim et al., Enhanced performance of WS₂ field-effect transistor through mono and bilayer h-BN tunneling contacts. *Small* **18**(13), 2105753 (2022). <https://doi.org/10.1002/sml.202105753>
98. T. Li, H. Peng, 2D Bi₂O₂Se: an emerging material platform for the next-generation electronic industry. *Acc. Mater. Res.* **2**(9), 842–853 (2021). <https://doi.org/10.1021/accountsmr.1c00130>
99. A.J. Yang, K. Han, K. Huang, C. Ye, W. Wen et al., Van der Waals integration of high- κ perovskite oxides and two-dimensional semiconductors. *Nat. Electron.* **5**(4), 233–240 (2022). <https://doi.org/10.1038/s41928-022-00753-7>
100. T. Li, T. Tu, Y. Sun, H. Fu, J. Yu et al., A native oxide high- κ gate dielectric for two-dimensional electronics. *Nat. Electron.* **3**(8), 473–478 (2020). <https://doi.org/10.1038/s41928-020-0444-6>
101. X. Huang, Z. Zeng, Z. Fan, J. Liu, H. Zhang, Graphene-based electrodes. *Adv. Mater.* **24**(45), 5979–6004 (2012). <https://doi.org/10.1002/adma.201201587>
102. H. Lv, H. Wu, J. Liu, J. Yu, J. Niu et al., High carrier mobility in suspended-channel graphene field effect transistors. *Appl. Phys. Lett.* **103**(19), 193102 (2013). <https://doi.org/10.1063/1.4828835>
103. J.M. Marmolejo-Tejada, J. Velasco-Medina, Review on graphene nanoribbon devices for logic applications. *Microelectron. J.* **48**, 18–38 (2016). <https://doi.org/10.1016/j.mejo.2015.11.006>
104. S. Lone, A. Bhardwaj, A.K. Pandit, S. Gupta, S. Mahajan, A review of graphene nanoribbon field-effect transistor structures. *J. Electron. Mater.* **50**(6), 3169–3186 (2021). <https://doi.org/10.1007/s11664-021-08859-y>
105. I. Colmiais, V. Silva, J. Borme, P. Alpuim, P.M. Mendes, Towards RF graphene devices: a review. *FlatChem* **35**, 100409 (2022). <https://doi.org/10.1016/j.flatc.2022.100409>
106. A. Dimoulas, Silicene and germanene: silicon and germanium in the “flatland.” *Microelectron. Eng.* **131**, 68–78 (2015). <https://doi.org/10.1016/j.mee.2014.08.013>
107. Z. Ni, Q. Liu, K. Tang, J. Zheng, J. Zhou et al., Tunable band-gap in silicene and germanene. *Nano Lett.* **12**(1), 113–118 (2012). <https://doi.org/10.1021/nl203065e>
108. W. Li, H. Shen, H. Qiu, Y. Shi, X. Wang, Two-dimensional semiconductor transistors and integrated circuits for advanced technology nodes. *Nat. Sci. Rev.* **11**(3), nwae001 (2024). <https://doi.org/10.1093/nsr/nwae001>
109. E. Gnani, E. Baravelli, P. Maiorano, A. Gnudi, S. Reggiani et al., Steep-slope devices: prospects and challenges. *J. Nano Res.* **39**, 3–16 (2016). <https://doi.org/10.4028/www.scientific.net/jnanor.39.3>
110. J. Lyu, J. Pei, Y. Guo, J. Gong, H. Li, A new opportunity for 2D van der waals heterostructures: making steep-slope transistors. *Adv. Mater.* **32**(2), 1906000 (2020). <https://doi.org/10.1002/adma.201906000>
111. U.E. Avci, D.H. Morris, I.A. Young, Tunnel field-effect transistors: prospects and challenges. *IEEE J. Electron Devices Soc.* **3**(3), 88–95 (2015). <https://doi.org/10.1109/JEDS.2015.2390591>
112. K.R.N. Karthik, C.K. Pandey, A review of tunnel field-effect transistors for improved ON-state behaviour. *SILICON* **15**(1), 1–23 (2023). <https://doi.org/10.1007/s12633-022-02028-4>
113. A.M. Ionescu, H. Riel, Tunnel field-effect transistors as energy-efficient electronic switches. *Nature* **479**(7373), 329–337 (2011). <https://doi.org/10.1038/nature10679>
114. N. Oliva, J. Backman, L. Capua, M. Cavaliere, M. Luisier et al., WSe₂/SnSe₂ vdW heterojunction Tunnel FET with subthermionic characteristic and MOSFET co-integrated on same WSe₂ flake. *NPJ 2D Mater. Appl.* **4**, 5 (2020). <https://doi.org/10.1038/s41699-020-0142-2>
115. Y. Lv, W. Qin, C. Wang, L. Liao, X. Liu, Recent advances in low-dimensional heterojunction-based tunnel field effect transistors. *Adv. Electron. Mater.* **5**(1), 1800569 (2019). <https://doi.org/10.1002/aelm.201800569>
116. A. Afzal, E. Akhondi, G. Gaddemane, R. Duffou, M. Houssa, Advanced DFT–NEGF transport techniques for novel 2-D material and device exploration including HfS₂/WSe₂ van der waals heterojunction TFET and WTe₂/WS₂ metal/semiconductor contact. *IEEE Trans. Electron Devices* **68**(11), 5372–5379 (2021). <https://doi.org/10.1109/TED.2021.3078412>
117. Y. Balaji, Q. Smets, C.J.L. De La Rosa, A.K.A. Lu, D. Chappé et al., Tunneling transistors based on MoS₂/MoTe₂ van der waals heterostructures. *IEEE J. Electron Devices Soc.* **6**, 1048–1055 (2018). <https://doi.org/10.1109/JEDS.2018.2815781>
118. T. Roy, M. Tosun, M. Hettick, G.H. Ahn, C. Hu et al., 2D–2D tunneling field-effect transistors using WSe₂/SnSe₂ heterostructures. *Appl. Phys. Lett.* **108**(8), 083111 (2016). <https://doi.org/10.1063/1.4942647>
119. D. Sarkar, X. Xie, W. Liu, W. Cao, J. Kang et al., A subthermionic tunnel field-effect transistor with an atomically thin channel. *Nature* **526**(7571), 91–95 (2015). <https://doi.org/10.1038/nature15387>
120. G.H. Shin, B. Koo, H. Park, Y. Woo, J.E. Lee et al., Vertical-tunnel field-effect transistor based on a silicon–MoS₂ three-dimensional-two-dimensional heterostructure. *ACS Appl. Mater. Interfaces* **10**(46), 40212–40218 (2018). <https://doi.org/10.1021/acsami.8b11396>
121. M. Huang, S. Li, Z. Zhang, X. Xiong, X. Li et al., Multifunctional high-performance van der waals heterostructures. *Nat. Nanotechnol.* **12**(12), 1148–1154 (2017). <https://doi.org/10.1038/nnano.2017.208>
122. S. Kim, G. Myeong, W. Shin, H. Lim, B. Kim et al., Thickness-controlled black phosphorus tunnel field-effect transistor for low-power switches. *Nat. Nanotechnol.* **15**(3), 203–206 (2020). <https://doi.org/10.1038/s41565-019-0623-7>
123. S. Kim, G. Myeong, J. Park, K. Watanabe, T. Taniguchi et al., Monolayer hexagonal boron nitride tunnel barrier contact for low-power black phosphorus heterojunction tunnel field-effect transistors. *Nano Lett.* **20**(5), 3963–3969 (2020). <https://doi.org/10.1021/acs.nanolett.0c01115>



124. W. Cao, K. Banerjee, Is negative capacitance FET a steep-slope logic switch? *Nat. Commun.* **11**(1), 196 (2020). <https://doi.org/10.1038/s41467-019-13797-9>
125. W.-X. You, P. Su, C. Hu, Evaluation of NC-FinFET based subsystem-level logic circuits. *IEEE Trans. Electron Devices* **66**(4), 2004–2009 (2019). <https://doi.org/10.1109/TED.2019.2898445>
126. V. Chauhan, D.P. Samajdar, Recent advances in negative capacitance FinFETs for low-power applications: a review. *IEEE Trans. Ultrason. Ferroelectr. Freq. Control* **68**(10), 3056–3068 (2021). <https://doi.org/10.1109/TUFFC.2021.3095616>
127. L. Tu, X. Wang, J. Wang, X. Meng, J. Chu, Ferroelectric negative capacitance field effect transistor. *Adv. Electron. Mater.* **4**(11), 1800231 (2018). <https://doi.org/10.1002/aelm.201800231>
128. I. Luk'yanchuk, A. Razumnaya, A. Sené, Y. Tikhonov, V.M. Vinokur, The ferroelectric field-effect transistor with negative capacitance. *NPJ Comput. Mater.* **8**, 52 (2022). <https://doi.org/10.1038/s41524-022-00738-2>
129. H.H. Radamson, H. Zhu, Z. Wu, X. He, H. Lin et al., State of the art and future perspectives in advanced CMOS technology. *Nanomaterials* **10**(8), 1555 (2020). <https://doi.org/10.3390/nano10081555>
130. R.-S. Chen, Y. Lu, Negative capacitance field effect transistors based on van der waals 2D materials. *Small* **20**(39), 2304445 (2024). <https://doi.org/10.1002/smll.202304445>
131. Z.-D. Luo, M.-M. Yang, Y. Liu, M. Alexe, Emerging opportunities for 2D semiconductor/ferroelectric transistor-structure devices. *Adv. Mater.* **33**(12), e2005620 (2021). <https://doi.org/10.1002/adma.202005620>
132. X. Wang, Y. Chen, G. Wu, D. Li, L. Tu et al., Two-dimensional negative capacitance transistor with polyvinylidene fluoride-based ferroelectric polymer gating. *NPJ 2D Mater. Appl.* **1**, 38 (2017). <https://doi.org/10.1038/s41699-017-0040-4>
133. Si M, Su C, Jiang C, Conrad NJ, Zhou H et al. (2017) Steep Slope MoS₂ 2D transistors: negative capacitance and negative differential resistance, Cornell university library 2017
134. F.A. McGuire, Y.-C. Lin, K. Price, G.B. Rayner, S. Khandelwal et al., Sustained sub-60 mV/decade switching via the negative capacitance effect in MoS₂ transistors. *Nano Lett.* **17**(8), 4801–4806 (2017). <https://doi.org/10.1021/acs.nanolett.7b01584>
135. R. Khosla, S.K. Sharma, Integration of ferroelectric materials: an ultimate solution for next-generation computing and storage devices. *ACS Appl. Electron. Mater.* **3**(7), 2862–2897 (2021). <https://doi.org/10.1021/acsaelm.0c00851>
136. L. Qi, S. Ruan, Y.-J. Zeng, Review on recent developments in 2D ferroelectrics: theories and applications. *Adv. Mater.* **33**(13), 2005098 (2021). <https://doi.org/10.1002/adma.202005098>
137. C. Wang, L. You, D. Cobden, J. Wang, Towards two-dimensional van der waals ferroelectrics. *Nat. Mater.* **22**(5), 542–552 (2023). <https://doi.org/10.1038/s41563-022-01422-y>
138. X. Wang, P. Yu, Z. Lei, C. Zhu, X. Cao et al., Van der waals negative capacitance transistors. *Nat. Commun.* **10**, 3037 (2019). <https://doi.org/10.1038/s41467-019-10738-4>
139. J. Jin, Z. Wang, Z. Peng, H. Liu, K. Peng et al., Multifunctional dual gated coupling device using van der waals ferroelectric heterostructure. *Adv. Electron. Mater.* **8**(9), 2200210 (2022). <https://doi.org/10.1002/aelm.202200210>
140. W. Wang, Y. Meng, W. Wang, Y. Zhang, B. Li et al., 2D ferroelectric materials: Emerging paradigms for next-generation ferroelectronics. *Mater. Today Electron.* **6**, 100080 (2023). <https://doi.org/10.1016/j.mtelec.2023.100080>
141. S. Song, J. Lyu, L. Qin, Z. Wang, J. Gong et al., Lateral graphene/MoS₂ heterostructures for steep-slope Dirac-source field-effect transistors. *Phys. Rev. B* **110**(12), 125407 (2024). <https://doi.org/10.1103/physrevb.110.125407>
142. C. Kang, H. Choi, H. Son, T. Kang, S.-M. Lee et al., A steep-switching impact ionization-based threshold switching field-effect transistor. *Nanoscale* **15**(12), 5771–5777 (2023). <https://doi.org/10.1039/d2nr06547a>
143. S. Wang, J. Wang, T. Zhi, J. Xue, D. Chen et al., Cold source field-effect transistors: breaking the 60-mV/decade switching limit at room temperature. *Phys. Rep.* **1013**, 1–33 (2023). <https://doi.org/10.1016/j.physrep.2023.03.001>
144. L. Zhang, F. Liu, High-throughput approach to explore cold metals for electronic and thermoelectric devices. *NPJ Comput. Mater.* **10**, 78 (2024). <https://doi.org/10.1038/s41524-024-01267-w>
145. C. Qiu, F. Liu, L. Xu, B. Deng, M. Xiao et al., Dirac-source field-effect transistors as energy-efficient, high-performance electronic switches. *Science* **361**(6400), 387–392 (2018). <https://doi.org/10.1126/science.aap9195>
146. E.G. Marin, D. Marian, M. Perucchini, G. Fiori, G. Iannaccone, Lateral heterostructure field-effect transistors based on two-dimensional material stacks with varying thickness and energy filtering source. *ACS Nano* **14**(2), 1982–1989 (2020). <https://doi.org/10.1021/acsnano.9b08489>
147. F. Liu, C. Qiu, Z. Zhang, L.-M. Peng, J. Wang et al., Dirac electrons at the source: breaking the 60-mV/decade switching limit. *IEEE Trans. Electron Devices* **65**(7), 2736–2743 (2018). <https://doi.org/10.1109/TED.2018.2836387>
148. Y. Yin, Z. Zhang, C. Shao, J. Robertson, Y. Guo, Computational study of transition metal dichalcogenide cold source MOSFETs with sub-60 mV per decade and negative differential resistance effect. *NPJ 2D Mater. Appl.* **6**, 55 (2022). <https://doi.org/10.1038/s41699-022-00332-6>
149. L. Zhang, G. Yao, X. Liu, F. Liu, Three-dimensional cold metals in realizing steep-slope transistors based on monolayer MoS₂. *IEEE Electron Device Lett.* **44**(10), 1764–1767 (2023). <https://doi.org/10.1109/LED.2023.3305577>
150. Z. Tang, C. Liu, X. Huang, S. Zeng, L. Liu et al., A steep-slope MoS₂/graphene Dirac-source field-effect transistor with a large drive current. *Nano Lett.* **21**(4), 1758–1764 (2021). <https://doi.org/10.1021/acs.nanolett.0c04657>
151. H. Zhu, Y. Yang, X. Zhu, P. Raju, D.E. Ioannou et al., Graphene-integrated negative quantum capacitance field-effect transistor with sub-60-mV/dec switching. *IEEE*

- Trans. Electron Devices **70**(9), 4899–4904 (2023). <https://doi.org/10.1109/TED.2023.3294365>
152. Y. Liu, J. Guo, W. Song, P. Wang, V. Gambin et al., Ultra-steep slope impact ionization transistors based on graphene/InAs heterostructures. *Small Struct.* **2**(1), 2000039 (2021). <https://doi.org/10.1002/sstr.202000039>
 153. H. Choi, J. Li, T. Kang, C. Kang, H. Son et al., A steep switching WSe₂ impact ionization field-effect transistor. *Nat. Commun.* **13**, 6076 (2022). <https://doi.org/10.1038/s41467-022-33770-3>
 154. A. Gao, Z. Zhang, L. Li, B. Zheng, C. Wang et al., Robust impact-ionization field-effect transistor based on nanoscale vertical graphene/black phosphorus/indium selenide heterostructures. *ACS Nano* **14**(1), 434–441 (2020). <https://doi.org/10.1021/acsnano.9b06140>
 155. B. Yuan, Z. Chen, Y. Chen, C. Tang, W. Chen et al., High drain field impact ionization transistors as ideal switches. *Nat. Commun.* **15**, 9038 (2024). <https://doi.org/10.1038/s41467-024-53337-8>
 156. T. Kang, H. Choi, J. Li, C. Kang, E. Hwang et al., Anisotropy of impact ionization in WSe₂ field effect transistors. *Nano Converg.* **10**(1), 13 (2023). <https://doi.org/10.1186/s40580-023-00361-x>
 157. U.K. Das, T.K. Bhattacharyya, Opportunities in device scaling for 3-nm node and beyond: FinFET versus GAA-FET versus UFET. *IEEE Trans. Electron Devices* **67**(6), 2633–2638 (2020). <https://doi.org/10.1109/TED.2020.2987139>
 158. G.V. Angelov, D.N. Nikolov, M.H. Hristov, Technology and modeling of nonclassical transistor devices. *J. Electr. Comput. Eng.* **2019**, 4792461 (2019). <https://doi.org/10.1155/2019/4792461>
 159. K. Majumdar, C. Hobbs, P.D. Kirsch, Benchmarking transition metal dichalcogenide MOSFET in the ultimate physical scaling limit. *IEEE Electron Device Lett.* **35**(3), 402–404 (2014). <https://doi.org/10.1109/LED.2014.2300013>
 160. Chen MC, Li KS, Li LJ, Lu AY, Li MY et al. (2015) TMD FinFET with 4 nm thin body and back gate control for future low power technology. In: 2015 IEEE international electron devices meeting (IEDM). December 7–9, 2015, Washington, DC, USA. IEEE, 32.2.1–32.2.4
 161. Y. Pan, H. Yin, K. Huang, Z. Zhang, Q. Zhang et al., Novel 10-nm gate length MoS₂ transistor fabricated on Si fin substrate. *IEEE J. Electron Devices Soc.* **7**, 483–488 (2019). <https://doi.org/10.1109/JEDS.2019.2910271>
 162. M.-L. Chen, X. Sun, H. Liu, H. Wang, Q. Zhu et al., A FinFET with one atomic layer channel. *Nat. Commun.* **11**(1), 1205 (2020). <https://doi.org/10.1038/s41467-020-15096-0>
 163. C. Tan, M. Yu, J. Tang, X. Gao, Y. Yin et al., 2D fin field-effect transistors integrated with epitaxial high-k gate oxide. *Nature* **616**(7955), 66–72 (2023). <https://doi.org/10.1038/s41586-023-05797-z>
 164. Zhou R, Appenzeller J (2018) Three-dimensional integration of multi-channel MoS₂ devices for high drive current FETs. In: 2018 76th device research conference (DRC). June 24–27, 2018, Santa Barbara, CA, USA. IEEE, pp 1–2
 165. Ahmed F, Paul R, Saha JK (2020) Comparative performance analysis of TMD based multi-bridge channel field effect transistor. In: 2020 IEEE 10th international conference nanomaterials: applications & properties (NAP). November 9–13, 2020. Sumy, Ukraine. IEEE, 01TPNS04-1-01TPNS04-5. <https://doi.org/10.1109/nap51477.2020.9309688>
 166. Huang X, Liu C, Tang Z, Zeng S, Liu L et al. (2020) High drive and low leakage current MBC FET with channel thickness 1.2nm/0.6nm. In: 2020 IEEE international electron devices meeting (IEDM). December 12–18, 2020, San Francisco, CA, USA. IEEE, 12.1.1–12.1.4
 167. S. Hitesh, P. Dasika, K. Watanabe, T. Taniguchi, K. Majumdar, Integration of 3-level MoS multibrige channel FET with 2D layered contact and gate dielectric. *IEEE Electron Device Lett.* **43**(11), 1993–1996 (2022). <https://doi.org/10.1109/LED.2022.3206866>
 168. Y. Xia, L. Zong, Y. Pan, X. Chen, L. Zhou et al., Wafer-scale demonstration of MBC-FET and C-FET arrays based on two-dimensional semiconductors. *Small* **18**(20), 2107650 (2022). <https://doi.org/10.1002/smll.202107650>
 169. Xiong X, Tong A, Wang X, Liu S, Li X et al. (2021) Demonstration of vertically-stacked CVD monolayer channels: MoS₂ nanosheets GAA-FET with Ion>700 μA/μm and MoS₂/WSe₂ CFET. In: 2021 IEEE international electron devices meeting (IEDM). December 11–16, 2021, San Francisco, CA, USA. IEEE, 7.5.1–7.5.4
 170. J. Ma, H. Liu, N. Yang, J. Zou, S. Lin et al., Circuit-level memory technologies and applications based on 2D materials. *Adv. Mater.* **34**(48), e2202371 (2022). <https://doi.org/10.1002/adma.202202371>
 171. C.U. Kshirsagar, W. Xu, Y. Su, M.C. Robbins, C.H. Kim et al., Dynamic memory cells using MoS₂ field-effect transistors demonstrating femtoampere leakage currents. *ACS Nano* **10**(9), 8457–8464 (2016). <https://doi.org/10.1021/acsnano.6b03440>
 172. Y. Wang, H. Tang, Y. Xie, X. Chen, S. Ma et al., An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations. *Nat. Commun.* **12**(1), 3347 (2021). <https://doi.org/10.1038/s41467-021-23719-3>
 173. M. Raoofi, M. Gholipour, Transition metal dichalcogenide FET-based dynamic random-access memory. *Int. J. Circuit Theory Appl.* **53**(3), 1764–1774 (2025). <https://doi.org/10.1002/cta.4173>
 174. H. Wang, L. Yu, Y.-H. Lee, Y. Shi, A. Hsu et al., Integrated circuits based on bilayer MoS₂ transistors. *Nano Lett.* **12**(9), 4674–4680 (2012). <https://doi.org/10.1021/nl302015v>
 175. Pang CS, Thakuria N, Gupta SK, Chen Z (2018) First demonstration of WSe₂ based CMOS-SRAM. In: 2018 IEEE international electron devices meeting (IEDM). December 1–5, 2018, San Francisco, CA, USA. IEEE, 22.2.1–22.2.4
 176. Li J, Zhou P, Li J, Ding Y, Liu C et al. (2019) Highly area-efficient low-power SRAM cell with 2 transistors and 2



- resistors. In: 2019 IEEE international electron devices meeting (IEDM). December 7–11, 2019. San Francisco, CA, USA. IEEE, 23.3.1–23.3.4. <https://doi.org/10.1109/iedm19573.2019.8993520>
177. F. Wang, J. Li, Z. Zhang, Y. Ding, Y. Xiong et al., Multi-functional computing-in-memory SRAM cells based on two-surface-channel MoS₂ transistors. *iScience* **24**(10), 103138 (2021). <https://doi.org/10.1016/j.isci.2021.103138>
 178. N. Li, Q. Wang, C. Shen, Z. Wei, H. Yu et al., Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors. *Nat. Electron.* **3**(11), 711–717 (2020). <https://doi.org/10.1038/s41928-020-00475-8>
 179. Y.C. Lu, J.K. Huang, K.Y. Chao, L.J. Li, V.P. Hu, Projected performance of Si- and 2D-material-based SRAM circuits ranging from 16 nm to 1 nm technology nodes. *Nat. Nanotechnol.* **19**(7), 1066–1072 (2024). <https://doi.org/10.1038/s41565-024-01693-3>
 180. L. Liu, C. Liu, L. Jiang, J. Li, Y. Ding et al., Ultrafast non-volatile flash memory based on van der Waals heterostructures. *Nat. Nanotechnol.* **16**(8), 874–881 (2021). <https://doi.org/10.1038/s41565-021-00921-4>
 181. S. Bertolazzi, D. Krasnozhan, A. Kis, Nonvolatile memory cells based on MoS₂/graphene heterostructures. *ACS Nano* **7**(4), 3246–3252 (2013). <https://doi.org/10.1021/nn3059136>
 182. M.S. Choi, G.H. Lee, Y.J. Yu, D.Y. Lee, S.H. Lee et al., Controlled charge trapping by molybdenum disulfide and graphene in ultrathin heterostructured memory devices. *Nat. Commun.* **4**, 1624 (2013). <https://doi.org/10.1038/ncomm2652>
 183. Q. Feng, F. Yan, W. Luo, K. Wang, Charge trap memory based on few-layer black phosphorus. *Nanoscale* **8**(5), 2686–2692 (2016). <https://doi.org/10.1039/c5nr08065g>
 184. H. Wang, H. Guo, R. Guzman, N. JiaziLa, K. Wu et al., Ultrafast non-volatile floating-gate memory based on all-2D materials. *Adv. Mater.* **36**(24), e2311652 (2024). <https://doi.org/10.1002/adma.202311652>
 185. S.S. Kim, S.K. Yong, W. Kim, S. Kang, H.W. Park et al., Review of semiconductor flash memory devices for material and process issues. *Adv. Mater.* **35**(43), 2200659 (2023). <https://doi.org/10.1002/adma.202200659>
 186. G. Dastgeer, S. Nisar, A. Rasheed, K. Akbar, V.D. Chavan et al., Atomically engineered, high-speed non-volatile flash memory device exhibiting multibit data storage operations. *Nano Energy* **119**, 109106 (2024). <https://doi.org/10.1016/j.nanoen.2023.109106>
 187. C. Li, X. Chen, Z. Zhang, X. Wu, T. Yu et al., Charge-selective 2D heterointerface-driven multifunctional floating gate memory for *in situ* sensing-memory-computing. *Nano Lett.* **24**(47), 15025–15034 (2024). <https://doi.org/10.1021/acs.nanolett.4c03828>
 188. T.P.A. Bach, S. Cho, H. Kim, D.A. Nguyen, H. Im, 2D van der waals heterostructure with tellurene floating-gate for wide range and multi-bit optoelectronic memory. *ACS Nano* **18**(5), 4131–4139 (2024). <https://doi.org/10.1021/acsnano.3c08567>
 189. X. Huang, C. Liu, Y.-G. Jiang, P. Zhou, In-memory computing to break the memory wall. *Chin. Phys. B* **29**(7), 078504 (2020). <https://doi.org/10.1088/1674-1056/ab90e7>
 190. H. Abbas, Y. Abbas, S.N. Truong, K.-S. Min, M.R. Park et al., A memristor crossbar array of titanium oxide for non-volatile memory and neuromorphic applications. *Semicond. Sci. Technol.* **32**(6), 065014 (2017). <https://doi.org/10.1088/1361-6641/aa6a3a>
 191. W. Wang, F. Yin, H. Niu, Y. Li, E.S. Kim et al., Tantalum pentoxide (Ta₂O₅ and Ta₂O_{5-x})-based memristor for photonic in-memory computing application. *Nano Energy* **106**, 108072 (2023). <https://doi.org/10.1016/j.nanoen.2022.108072>
 192. B. Mohammad, M.A. Jaoude, V. Kumar, D.M. Al Homouz, H. Abu Nahla et al., State of the art of metal oxide memristor devices. *Nanotechnol. Rev.* **5**(3), 311–329 (2016). <https://doi.org/10.1515/ntrev-2015-0029>
 193. M. Xu, X. Mai, J. Lin, W. Zhang, Y. Li et al., Recent advances on neuromorphic devices based on chalcogenide phase-change materials. *Adv. Funct. Mater.* **30**(50), 2003419 (2020). <https://doi.org/10.1002/adfm.202003419>
 194. M. Wang, S. Cai, C. Pan, C. Wang, X. Lian et al., Robust memristors based on layered two-dimensional materials. *Nat. Electron.* **1**(2), 130–136 (2018). <https://doi.org/10.1038/s41928-018-0021-4>
 195. J. Xie, S. Afshari, I. Sanchez Esqueda, Hexagonal boron nitride (h-BN) memristor arrays for analog-based machine learning hardware. *NPJ 2D Mater. Appl.* **6**, 50 (2022). <https://doi.org/10.1038/s41699-022-00328-2>
 196. H. Zhou, V. Sorkin, S. Chen, Z. Yu, K.-W. Ang et al., Design-dependent switching mechanisms of Schottky-barrier-modulated memristors based on 2D semiconductor. *Adv. Electron. Mater.* **9**(6), 2201252 (2023). <https://doi.org/10.1002/aelm.202201252>
 197. Y. Qiao, T. Hirtz, F. Wu, G. Deng, X. Li et al., Fabricating molybdenum disulfide memristors. *ACS Appl. Electron. Mater.* **2**(2), 346–370 (2020). <https://doi.org/10.1021/acsaelm.9b00655>
 198. H. Zhou, S. Li, K.-W. Ang, Y.-W. Zhang, Recent advances in in-memory computing: exploring memristor and memtransistor arrays with 2D materials. *Nano-Micro Lett.* **16**(1), 121 (2024). <https://doi.org/10.1007/s40820-024-01335-2>
 199. S.-C. Tsai, H.-Y. Lo, C.-Y. Huang, M.-C. Wu, Y.-T. Tseng et al., Structural analysis and performance in a dual-mechanism conductive filament memristor. *Adv. Electron. Mater.* **7**(10), 2100605 (2021). <https://doi.org/10.1002/aelm.20210605>
 200. K. Tang, Y. Wang, C. Gong, C. Yin, M. Zhang et al., Electronic and photoelectronic memristors based on 2D materials. *Adv. Electron. Mater.* **8**(4), 2101099 (2022). <https://doi.org/10.1002/aelm.202101099>
 201. C. Fernandes, A. Santa, Â. Santos, P. Bahubalindruni, J. Deuermeier et al., A sustainable approach to flexible electronics with zinc-tin oxide thin-film transistors. *Adv. Electron. Mater.* **4**(7), 1800032 (2018). <https://doi.org/10.1002/aelm.201800032>

202. S. Park, M. Vosguerichian, Z. Bao, A review of fabrication and applications of carbon nanotube film-based flexible electronics. *Nanoscale* **5**(5), 1727–1752 (2013). <https://doi.org/10.1039/C3NR33560G>
203. A.K. Katiyar, A.T. Hoang, D. Xu, J. Hong, B.J. Kim et al., 2D materials in flexible electronics: recent advances and future perspectives. *Chem. Rev.* **124**(2), 318–419 (2024). <https://doi.org/10.1021/acs.chemrev.3c00302>
204. R.C. Andrew, R.E. Mapasha, A.M. Ukpong, N. Chetty, Mechanical properties of graphene and boronitrene. *Phys. Rev. B* **85**(12), 125428 (2012). <https://doi.org/10.1103/physrevb.85.125428>
205. I.-J. Park, T.I. Kim, S. Kang, G.W. Shim, Y. Woo et al., Stretchable thin-film transistors with molybdenum disulfide channels and graphene electrodes. *Nanoscale* **10**(34), 16069–16078 (2018). <https://doi.org/10.1039/c8nr03173h>
206. S. Das, R. Gulotty, A.V. Sumant, A. Roelofs, All two-dimensional, flexible, transparent, and thinnest thin film transistor. *Nano Lett.* **14**(5), 2861–2866 (2014). <https://doi.org/10.1021/nl5009037>
207. A. Daus, S. Vaziri, V. Chen, Ç. Köroğlu, R.W. Grady et al., High-performance flexible nanoscale transistors based on transition metal dichalcogenides. *Nat. Electron.* **4**(7), 495–501 (2021). <https://doi.org/10.1038/s41928-021-00598-6>
208. N. Huo, G. Konstantatos, Recent progress and future prospects of 2D-based photodetectors. *Adv. Mater.* **30**(51), e1801164 (2018). <https://doi.org/10.1002/adma.201801164>
209. D. De Fazio, I. Goykhman, D. Yoon, M. Bruna, A. Eiden et al., High responsivity, large-area graphene/MoS₂ flexible photodetectors. *ACS Nano* **10**(9), 8252–8262 (2016). <https://doi.org/10.1021/acsnano.6b05109>
210. J.S. Ko, D.H. Shin, W.J. Lee, C.W. Jang, S. Kim et al., All-two-dimensional semitransparent and flexible photodetectors employing graphene/MoS₂/graphene vertical heterostructures. *J. Alloys Compd.* **864**, 158118 (2021). <https://doi.org/10.1016/j.jallcom.2020.158118>
211. C. An, F. Nie, R. Zhang, X. Ma, D. Wu et al., Two-dimensional material-enhanced flexible and self-healable photodetector for large-area photodetection. *Adv. Funct. Mater.* **31**(22), 2100136 (2021). <https://doi.org/10.1002/adfm.202100136>
212. T. Dong, J. Simões, Z. Yang, Flexible photodetector based on 2D materials: processing, architectures, and applications. *Adv. Mater. Interfaces* **7**(4), 1901657 (2020). <https://doi.org/10.1002/admi.201901657>
213. A. Abbas, Y. Luo, W. Ahmad, M. Mustaqeem, L. Kong et al., Recent progress, challenges, and opportunities in 2D materials for flexible displays. *Nano Today* **56**, 102256 (2024). <https://doi.org/10.1016/j.nantod.2024.102256>
214. H. Jiang, L. Zheng, Z. Liu, X. Wang, Two-dimensional materials: From mechanical properties to flexible mechanical sensors. *InfoMat* **2**(6), 1077–1094 (2020). <https://doi.org/10.1002/inf2.12072>
215. R. Cheng, S. Jiang, Y. Chen, Y. Liu, N. Weiss et al., Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics. *Nat. Commun.* **5**, 5143 (2014). <https://doi.org/10.1038/ncomms6143>
216. M. Amani, R.A. Burke, R.M. Proie, M. Dubey, Flexible integrated circuits and multifunctional electronics based on single atomic layers of MoS₂ and graphene. *Nanotechnology* **26**(11), 115202 (2015). <https://doi.org/10.1088/0957-4484/26/11/115202>
217. Y. Woo, W. Hong, S.Y. Yang, H.J. Kim, J.-H. Cha et al., Large-area CVD-grown MoS₂ driver circuit array for flexible organic light-emitting diode display. *Adv. Electron. Mater.* **4**(11), 1800251 (2018). <https://doi.org/10.1002/aelm.201800251>
218. S.J. Kim, K. Choi, B. Lee, Y. Kim, B.H. Hong, Materials for flexible, stretchable electronics: graphene and 2D materials. *Annu. Rev. Mater. Res.* **45**, 63–84 (2015). <https://doi.org/10.1146/annurev-matsci-070214-020901>
219. L. Gao, Flexible device applications of 2D semiconductors. *Small* **13**(35), 1603994 (2017). <https://doi.org/10.1002/sml.201603994>
220. D. Tyagi, H. Wang, W. Huang, L. Hu, Y. Tang et al., Recent advances in two-dimensional-material-based sensing technology toward health and environmental monitoring applications. *Nanoscale* **12**(6), 3535–3559 (2020). <https://doi.org/10.1039/C9NR10178K>
221. Y. Xu, X. Hu, S. Kundu, A. Nag, N. Afsarimanesh et al., Silicon-based sensors for biomedical applications: a review. *Sensors* **19**(13), 2908 (2019). <https://doi.org/10.3390/s19132908>
222. S. Varghese, S. Varghese, S. Swaminathan, K. Singh, V. Mittal, Two-dimensional materials for sensing: graphene and beyond. *Electronics* **4**(3), 651–687 (2015). <https://doi.org/10.3390/electronics4030651>
223. F. Schedin, A.K. Geim, S.V. Morozov, E.W. Hill, P. Blake et al., Detection of individual gas molecules adsorbed on graphene. *Nat. Mater.* **6**(9), 652–655 (2007). <https://doi.org/10.1038/nmat1967>
224. M. Rodner, D. Puglisi, S. Ekeröth, U. Helmersson, I. Shtepiliuk et al., Graphene decorated with iron oxide nanoparticles for highly sensitive interaction with volatile organic compounds. *Sensors* **19**(4), 918 (2019). <https://doi.org/10.3390/s19040918>
225. A.N. Abbas, B. Liu, L. Chen, Y. Ma, S. Cong et al., Black phosphorus gas sensors. *ACS Nano* **9**(5), 5618–5624 (2015). <https://doi.org/10.1021/acsnano.5b01961>
226. Z. Liu, J. Huang, Q. Wang, J. Zhou, J. Ye et al., Indium oxide-black phosphorus composites for ultrasensitive nitrogen dioxide sensing at room temperature. *Sens. Actuat. B Chem.* **308**, 127650 (2020). <https://doi.org/10.1016/j.snb.2019.127650>
227. G. Deokar, P. Vancsó, R. Arenal, F. Ravoux, J. Casanova-Cháfer et al., MoS₂–carbon nanotube hybrid material growth and gas sensing. *Adv. Mater. Interfaces* **4**(24), 1700801 (2017). <https://doi.org/10.1002/admi.201700801>
228. T. Järvinen, G.S. Lorite, J. Peräntie, G. Toth, S. Saarakkala et al., WS₂ and MoS₂ thin film gas sensors with high response to NH₃ in air at low temperature. *Nanotechnology* **30**(40), 405501 (2019). <https://doi.org/10.1088/1361-6528/ab2d48>



229. X. Chen, S. Hao, B. Zong, C. Liu, S. Mao, Ultrasensitive antibiotic sensing with complementary strand DNA assisted aptamer/MoS₂ field-effect transistors. *Biosens. Bioelectron.* **145**, 111711 (2019). <https://doi.org/10.1016/j.bios.2019.111711>
230. T. Pham, G. Li, E. Bekyarova, M.E. Itkis, A. Mulchandani, MoS₂-based optoelectronic gas sensor with sub-parts-per-billion limit of NO₂ gas detection. *ACS Nano* **13**(3), 3196–3205 (2019). <https://doi.org/10.1021/acsnano.8b08778>
231. W. Zhao, R. Yan, H. Li, K. Ding, Y. Chen et al., Highly sensitive NO₂ gas sensor with a low detection limit based on Pt-modified MoS₂ flakes. *Mater. Lett.* **330**, 133386 (2023). <https://doi.org/10.1016/j.matlet.2022.133386>
232. Q. Li, Y. Cen, J. Huang, X. Li, H. Zhang et al., Zinc oxide-black phosphorus composites for ultrasensitive nitrogen dioxide sensing. *Nanoscale Horiz.* **3**(5), 525–531 (2018). <https://doi.org/10.1039/c8nh00052b>
233. M.R. Mohammadzadeh, A. Hasani, T. Hussain, H. Ghanbari, M. Fawzy et al., Enhanced sensitivity in photovoltaic 2D MoS₂/Te heterojunction VOC sensors. *Small* **20**(49), e2402464 (2024). <https://doi.org/10.1002/sml.202402464>
234. K. Zhu, C. Wen, A.A. Aljarb, F. Xue, X. Xu et al., The development of integrated circuits based on two-dimensional materials. *Nat. Electron.* **4**(11), 775–785 (2021). <https://doi.org/10.1038/s41928-021-00672-z>
235. X. Huang, C. Liu, P. Zhou, 2D semiconductors for specific electronic applications: from device to system. *NPJ 2D Mater. Appl.* **6**, 51 (2022). <https://doi.org/10.1038/s41699-022-00327-3>
236. B. Radisavljevic, M.B. Whitwick, A. Kis, Integrated circuits and logic operations based on single-layer MoS₂. *ACS Nano* **5**(12), 9934–9938 (2011). <https://doi.org/10.1021/nn203715c>
237. H.S. Song, S.L. Li, L. Gao, Y. Xu, K. Ueno et al., High-performance top-gated monolayer SnS₂ field-effect transistors and their integrated logic circuits. *Nanoscale* **5**(20), 9666–9670 (2013). <https://doi.org/10.1039/C3NR01899G>
238. M. Tosun, S. Chuang, H. Fang, A.B. Sachid, M. Hettick et al., High-gain inverters based on WSe₂ complementary field-effect transistors. *ACS Nano* **8**(5), 4948–4953 (2014). <https://doi.org/10.1021/nn5009929>
239. Y. Liu, K.-W. Ang, Monolithically integrated flexible black phosphorus complementary inverter circuits. *ACS Nano* **11**(7), 7416–7423 (2017). <https://doi.org/10.1021/acsnano.7b03703>
240. Y.J. Park, A.K. Katiyar, A.T. Hoang, J.-H. Ahn, Controllable P- and N-type conversion of MoTe₂ via oxide interfacial layer for logic circuits. *Small* **15**(28), 1901772 (2019). <https://doi.org/10.1002/sml.201901772>
241. C.-Y. Lin, K.B. Simbulan, C.-J. Hong, K.-S. Li, Y.-L. Zhong et al., Polarity-controllable MoS₂ transistor for adjustable complementary logic inverter applications. *Nanoscale Horiz.* **5**(1), 163–170 (2020). <https://doi.org/10.1039/c9nh00275h>
242. L. Chen, S. Li, X. Feng, L. Wang, X. Huang et al., Gigahertz integrated circuits based on complementary black phosphorus transistors. *Adv. Electron. Mater.* **4**(9), 1800274 (2018). <https://doi.org/10.1002/aelm.201800274>
243. A. Dathbun, Y. Kim, S. Kim, Y. Yoo, M.S. Kang et al., Large-area CVD-grown sub-2 V ReS₂ transistors and logic gates. *Nano Lett.* **17**(5), 2999–3005 (2017). <https://doi.org/10.1021/acs.nanolett.7b00315>
244. J. Kwon, Y. Shin, H. Kwon, J.Y. Lee, H. Park et al., All-2D ReS₂ transistors with split gates for logic circuitry. *Sci. Rep.* **9**(1), 10354 (2019). <https://doi.org/10.1038/s41598-019-46730-7>
245. Z. Lin, Y. Liu, U. Halim, M. Ding, Y. Liu et al., Solution-processable 2D semiconductors for high-performance large-area electronics. *Nature* **562**(7726), 254–258 (2018). <https://doi.org/10.1038/s41586-018-0574-4>
246. H. Lee, K. Lee, Y. Kim, H. Ji, J. Choi et al., Transfer of transition-metal dichalcogenide circuits onto arbitrary substrates for flexible device applications. *Nanoscale* **11**(45), 22118–22124 (2019). <https://doi.org/10.1039/C9NR05065E>
247. M.-H. Chuang, K.-C. Chiu, Y.-T. Lin, G. Tulevski, P.-H. Chen et al., Integrated low-dimensional semiconductors for scalable low-power CMOS logic. *Adv. Funct. Mater.* **33**(27), 2212722 (2023). <https://doi.org/10.1002/adfm.202212722>
248. L. Tong, J. Wan, K. Xiao, J. Liu, J. Ma, X. Guo, L. Zhou, X. Chen, Y. Xia, S. Dai, X. Zihan, W. Bao, P. Zhou, Heterogeneous complementary field-effect transistors based on silicon and molybdenum disulfide. *Nat. Electron.* (2022). <https://doi.org/10.1038/s41928-022-00881-0>
249. D. Fan, W. Li, H. Qiu, Y. Xu, S. Gao et al., Two-dimensional semiconductor integrated circuits operating at gigahertz frequencies. *Nat. Electron.* **6**(11), 879–887 (2023). <https://doi.org/10.1038/s41928-023-01052-5>
250. X. Jia, Z. Cheng, B. Han, X. Cheng, Q. Wang et al., High-performance CMOS inverter array with monolithic 3D architecture based on CVD-grown n-MoS₂ and p-MoTe₂. *Small* **19**(19), 2207927 (2023). <https://doi.org/10.1002/sml.202207927>
251. M. Liu, J. Niu, G. Yang, K. Chen, W. Lu et al., Large-scale ultrathin channel nanosheet-stacked CFET based on CVD 1L MoS₂/WSe₂. *Adv. Electron. Mater.* **9**(2), 2200722 (2023). <https://doi.org/10.1002/aelm.202200722>
252. X. Wei, X. Zhang, H. Yu, L. Gao, W. Tang et al., Homojunction-loaded inverters based on self-biased molybdenum disulfide transistors for sub-picowatt computing. *Nat. Electron.* **7**(2), 138–146 (2024). <https://doi.org/10.1038/s41928-023-01112-w>
253. J. Tang, Q. Wang, Z. Wei, C. Shen, X. Lu et al., Vertical integration of 2D building blocks for all-2D electronics. *Adv. Electron. Mater.* **6**(12), 2000550 (2020). <https://doi.org/10.1002/aelm.202000550>
254. Xi F, Sharma H, Wu X, Schram T, Cott D et al. (2024) Integration of GAA monolayer MoS₂ nanosheet FETs with gate first process for future 2D CFET scaling. In: 2024 IEEE European solid-state electronics research conference (ESSERC). September 9–12, 2024, Bruges, Belgium. IEEE, pp 121–124
255. M. Xie, Y. Jia, C. Nie, Z. Liu, A. Tang et al., Monolithic 3D integration of 2D transistors and vertical RRAMs in 1T–4R structure for high-density memory. *Nat. Commun.* **14**(1), 5952 (2023). <https://doi.org/10.1038/s41467-023-41736-2>

256. J.-H. Kang, H. Shin, K.S. Kim, M.-K. Song, D. Lee et al., Monolithic 3D integration of 2D materials-based electronics towards ultimate edge computing solutions. *Nat. Mater.* **22**(12), 1470–1477 (2023). <https://doi.org/10.1038/s41563-023-01704-z>
257. R. Pendurthi, N.U. Sakib, M.U.K. Sadaf, Z. Zhang, Y. Sun et al., Monolithic three-dimensional integration of complementary two-dimensional field-effect transistors. *Nat. Nanotechnol.* **19**(7), 970–977 (2024). <https://doi.org/10.1038/s41565-024-01705-2>
258. S. Ghosh, Y. Zheng, Z. Zhang, Y. Sun, T.F. Schranghamer et al., Monolithic and heterogeneous three-dimensional integration of two-dimensional materials with high-density vias. *Nat. Electron.* **7**(10), 892–903 (2024). <https://doi.org/10.1038/s41928-024-01251-8>
259. D. Ielmini, H.S.P. Wong, In-memory computing with resistive switching devices. *Nat. Electron.* **1**(6), 333–343 (2018). <https://doi.org/10.1038/s41928-018-0092-2>
260. L. Yin, R. Cheng, Z. Wang, F. Wang, M.G. Sendeku et al., Two-dimensional unipolar memristors with logic and memory functions. *Nano Lett.* **20**(6), 4144–4152 (2020). <https://doi.org/10.1021/acs.nanolett.0c00002>
261. S. Chakrabarti, A. Wali, H. Ravichandran, S. Kundu, T.F. Schranghamer et al., Logic locking of integrated circuits enabled by nanoscale MoS₂-based memtransistors. *ACS Appl. Nano Mater.* **5**(10), 14447–14455 (2022). <https://doi.org/10.1021/acsanm.2c02807>
262. B. Tang, H. Veluri, Y. Li, Z.G. Yu, M. Waqar et al., Wafer-scale solution-processed 2D material analog resistive memory array for memory-based computing. *Nat. Commun.* **13**(1), 3037 (2022). <https://doi.org/10.1038/s41467-022-30519-w>
263. Y. Li, L. Loh, S. Li, L. Chen, B. Li et al., Anomalous resistive switching in memristors based on two-dimensional palladium diselenide using heterophase grain boundaries. *Nat. Electron.* **4**(5), 348–356 (2021). <https://doi.org/10.1038/s41928-021-00573-1>
264. C. Liu, H. Chen, X. Hou, H. Zhang, J. Han et al., Small footprint transistor architecture for photoswitching logic and in situ memory. *Nat. Nanotechnol.* **14**(7), 662–667 (2019). <https://doi.org/10.1038/s41565-019-0462-6>
265. S. Wachter, D.K. Polyushkin, O. Bethge, T. Mueller, A microprocessor based on a two-dimensional semiconductor. *Nat. Commun.* **8**, 14948 (2017). <https://doi.org/10.1038/ncomms14948>
266. X. Chen, Y. Xie, Y. Sheng, H. Tang, Z. Wang et al., Wafer-scale functional circuits based on two dimensional semiconductors with fabrication optimized by machine learning. *Nat. Commun.* **12**(1), 5953 (2021). <https://doi.org/10.1038/s41467-021-26230-x>
267. S. Zeng, C. Liu, X. Huang, Z. Tang, L. Liu et al., An application-specific image processing array based on WSe₂ transistors with electrically switchable logic functions. *Nat. Commun.* **13**(1), 56 (2022). <https://doi.org/10.1038/s41467-021-27644-3>
268. D.K. Polyushkin, S. Wachter, L. Mennel, M. Paur, M. Paliy et al., Analogue two-dimensional semiconductor electronics. *Nat. Electron.* **3**(8), 486–491 (2020). <https://doi.org/10.1038/s41928-020-0460-6>
269. J. Tang, Q. Wang, J. Tian, X. Li, N. Li et al., Low power flexible monolayer MoS₂ integrated circuits. *Nat. Commun.* **14**, 3633 (2023). <https://doi.org/10.1038/s41467-023-39390-9>
270. Y. Peng, C. Cui, L. Li, Y. Wang, Q. Wang et al., Medium-scale flexible integrated circuits based on 2D semiconductors. *Nat. Commun.* **15**(1), 10833 (2024). <https://doi.org/10.1038/s41467-024-55142-9>
271. G. Migliato Marega, Y. Zhao, A. Avsar, Z. Wang, M. Tripathi et al., Logic-in-memory based on an atomically thin semiconductor. *Nature* **587**(7832), 72–77 (2020). <https://doi.org/10.1038/s41586-020-2861-0>
272. Q. Huo, Y. Yang, Y. Wang, D. Lei, X. Fu et al., A computing-in-memory macro based on three-dimensional resistive random-access memory. *Nat. Electron.* **5**(7), 469–477 (2022). <https://doi.org/10.1038/s41928-022-00795-x>
273. A. Dodda, N. Trainor, J.M. Redwing, S. Das, All-in-one, bio-inspired, and low-power crypto engines for near-sensor security based on two-dimensional memtransistors. *Nat. Commun.* **13**(1), 3587 (2022). <https://doi.org/10.1038/s41467-022-31148-z>
274. P. Kumar, K. Zhu, X. Gao, S.D. Wang, M. Lanza, C.S. Thakur, Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing. *NPJ 2D Mater. Appl.* **6**(1), 8 (2022). <https://doi.org/10.1038/s41699-021-00284-3>
275. Y. Liu, H. Tian, F. Wu, A. Liu, Y. Li et al., Cellular automata imbedded memristor-based recirculated logic in-memory computing. *Nat. Commun.* **14**(1), 2695 (2023). <https://doi.org/10.1038/s41467-023-38299-7>
276. A. Dodda, D. Jayachandran, A. Pannone, N. Trainor, S.P. Stepanoff et al., Active pixel sensor matrix based on monolayer MoS₂ phototransistor array. *Nat. Mater.* **21**(12), 1379–1387 (2022). <https://doi.org/10.1038/s41563-022-01398-9>
277. R. Pendurthi, D. Jayachandran, A. Kozhakhmetov, N. Trainor, J.A. Robinson et al., Heterogeneous integration of atomically thin semiconductors for non-von Neumann CMOS. *Small* **18**(33), e2202590 (2022). <https://doi.org/10.1002/sml.202202590>
278. S. Wang, X. Liu, M. Xu, L. Liu, D. Yang et al., Two-dimensional devices and integration towards the silicon lines. *Nat. Mater.* **21**(11), 1225–1239 (2022). <https://doi.org/10.1038/s41563-022-01383-2>
279. Y.-M. Lin, A. Valdes-Garcia, S.-J. Han, D.B. Farmer, I. Meric et al., Wafer-scale graphene integrated circuit. *Science* **332**(6035), 1294–1297 (2011). <https://doi.org/10.1126/science.1204428>
280. O. Habibpour, Z.S. He, W. Strupinski, N. Rorsman, H. Zirath, Wafer scale millimeter-wave integrated circuits based on epitaxial graphene in high data rate communication. *Sci. Rep.* **7**, 41828 (2017). <https://doi.org/10.1038/srep41828>
281. A. Dodda, S. Subbulakshmi Radhakrishnan, T.F. Schranghamer, D. Buzzell, P. Sengupta et al., Graphene-based physically unclonable functions that are reconfigurable and



- resilient to machine learning attacks. *Nat. Electron.* **4**(5), 364–374 (2021). <https://doi.org/10.1038/s41928-021-00569-x>
282. K.P. Soundarapandian, S. Castilla, S.M. Koepfli, S. Marconi, L. Kulmer et al., High-speed graphene-based sub-terahertz receivers enabling wireless communications for 6G and beyond. *arXiv:2411.02269* (2024). <https://doi.org/10.48550/arXiv.2411.02269>
 283. A. Pannone, A. Raj, H. Ravichandran, S. Das, Z. Chen et al., Robust chemical analysis with graphene chemosensors and machine learning. *Nature* **634**(8034), 572–578 (2024). <https://doi.org/10.1038/s41586-024-08003-w>
 284. A. Sebastian, A. Pannone, S. Subbulakshmi Radhakrishnan, S. Das, Gaussian synapses for probabilistic neural networks. *Nat. Commun.* **10**, 4199 (2019). <https://doi.org/10.1038/s41467-019-12035-6>
 285. S. Das, A. Dodda, S. Das, A biomimetic 2D transistor for audiomorphic computing. *Nat. Commun.* **10**(1), 3450 (2019). <https://doi.org/10.1038/s41467-019-11381-9>
 286. T.F. Schranghamer, A. Oberoi, S. Das, Graphene memristive synapses for high precision neuromorphic computing. *Nat. Commun.* **11**(1), 5474 (2020). <https://doi.org/10.1038/s41467-020-19203-z>
 287. D. Jayachandran, A. Oberoi, A. Sebastian, T.H. Choudhury, B. Shankar et al., A low-power biomimetic collision detector based on an in-memory molybdenum disulfide photodetector. *Nat. Electron.* **3**(10), 646–655 (2020). <https://doi.org/10.1038/s41928-020-00466-9>
 288. S. Ghosh, A. Pannone, D. Sen, A. Wali, H. Ravichandran et al., An all 2D bio-inspired gustatory circuit for mimicking physiology and psychology of feeding behavior. *Nat. Commun.* **14**(1), 6021 (2023). <https://doi.org/10.1038/s41467-023-41046-7>
 289. M.U.K. Sadaf, N.U. Sakib, A. Pannone, H. Ravichandran, S. Das, A bio-inspired visuotactile neuron for multisensory integration. *Nat. Commun.* **14**(1), 5729 (2023). <https://doi.org/10.1038/s41467-023-40686-z>
 290. Y. Ding, Y. Cao, X. Luo, E. Shang, S. Hu et al., A device design for 5 nm logic FinFET technology. *J. Microelectron. Manuf.* **3**(1), 1–8 (2019). <https://doi.org/10.33079/jomm.20030105>
 291. D. Qi, P. Li, H. Ou, D. Wu, W. Lian et al., Graphene-enhanced metal transfer printing for strong van der Waals contacts between 3D metals and 2D semiconductors. *Adv. Funct. Mater.* **33**(27), 2301704 (2023). <https://doi.org/10.1002/adfm.202301704>
 292. N. Kaushik, D. Karmakar, A. Nipane, S. Karande, S. Lodha, Interfacial n-doping using an ultrathin TiO₂ layer for contact resistance reduction in MoS₂. *ACS Appl. Mater. Interfaces* **8**(1), 256–263 (2016). <https://doi.org/10.1021/acsami.5b08559>
 293. W. Li, X. Gong, Z. Yu, L. Ma, W. Sun et al., Approaching the quantum limit in two-dimensional semiconductor contacts. *Nature* **613**(7943), 274–279 (2023). <https://doi.org/10.1038/s41586-022-05431-4>
 294. P.-C. Shen, C. Su, Y. Lin, A.-S. Chou, C.-C. Cheng et al., Ultralow contact resistance between semimetal and monolayer semiconductors. *Nature* **593**(7858), 211–217 (2021). <https://doi.org/10.1038/s41586-021-03472-9>
 295. J. Jiang, L. Xu, L. Du, L. Li, G. Zhang et al., Yttrium-doping-induced metallization of molybdenum disulfide for ohmic contacts in two-dimensional transistors. *Nat. Electron.* **7**(7), 545–556 (2024). <https://doi.org/10.1038/s41928-024-01176-2>
 296. L. Kong, R. Wu, Y. Chen, Y. Huangfu, L. Liu et al., Wafer-scale and universal van der Waals metal semiconductor contact. *Nat. Commun.* **14**(1), 1014 (2023). <https://doi.org/10.1038/s41467-023-36715-6>
 297. X. Zhang, C. Huang, Z. Li, J. Fu, J. Tian et al., Reliable wafer-scale integration of two-dimensional materials and metal electrodes with van der Waals contacts. *Nat. Commun.* **15**, 4619 (2024). <https://doi.org/10.1038/s41467-024-49058-7>
 298. M. Das, D. Sen, N.U. Sakib, H. Ravichandran, Y. Sun et al., High-performance p-type field-effect transistors using substitutional doping and thickness control of two-dimensional materials. *Nat. Electron.* **8**(1), 24–35 (2024). <https://doi.org/10.1038/s41928-024-01265-2>
 299. M.J. Mleczko, C. Zhang, H.R. Lee, H.H. Kuo, B. Magyari-Köpe et al., HfSe₂ and ZrSe₂: two-dimensional semiconductors with native high- κ oxides. *Sci. Adv.* **3**(8), e1700481 (2017). <https://doi.org/10.1126/sciadv.1700481>
 300. D. Zeng, Z. Zhang, Z. Xue, M. Zhang, P.K. Chu et al., Single-crystalline metal-oxide dielectrics for top-gate 2D transistors. *Nature* **632**(8026), 788–794 (2024). <https://doi.org/10.1038/s41586-024-07786-2>
 301. Y.Y. Illarionov, A.G. Banskchikov, D.K. Polyushkin, S. Wachter, T. Knobloch et al., Ultrathin calcium fluoride insulators for two-dimensional field-effect transistors. *Nat. Electron.* **2**(6), 230–235 (2019). <https://doi.org/10.1038/s41928-019-0256-8>
 302. F. Xu, Z. Wu, G. Liu, F. Chen, J. Guo et al., Few-layered MnAl₂S₄ dielectrics for high-performance van der Waals stacked transistors. *ACS Appl. Mater. Interfaces* **14**(22), 25920–25927 (2022). <https://doi.org/10.1021/acsami.2c04477>
 303. W. Xu, J. Jiang, Y. Chen, N. Tang, C. Jiang et al., Single-crystalline High- κ GdOCl dielectric for two-dimensional field-effect transistors. *Nat. Commun.* **15**(1), 9469 (2024). <https://doi.org/10.1038/s41467-024-53907-w>
 304. C.-Y. Zhu, M.-R. Zhang, Q. Chen, L.-Q. Yue, R. Song et al., Magnesium niobate as a high- κ gate dielectric for two-dimensional electronics. *Nat. Electron.* **7**(12), 1137–1146 (2024). <https://doi.org/10.1038/s41928-024-01245-6>
 305. D. Sen, H. Ravichandran, M. Das, P. Venkatram, S. Choo et al., Multifunctional 2D FETs exploiting incipient ferroelectricity in freestanding SrTiO₃ nanomembranes at sub-ambient temperatures. *Nat. Commun.* **15**(1), 10739 (2024). <https://doi.org/10.1038/s41467-024-54231-z>
 306. Z. Lu, Y. Chen, W. Dang, L. Kong, Q. Tao et al., Wafer-scale high- κ dielectrics for two-dimensional circuits via van der Waals integration. *Nat. Commun.* **14**(1), 2340 (2023). <https://doi.org/10.1038/s41467-023-37887-x>
 307. J.H. Ryu, Y.G. You, S.W. Kim, J.H. Hong, J.H. Na et al., Effect of Al₂O₃ deposition on carrier mobility and ambient stability of few-layer MoS₂ field effect transistors. *Curr. Appl.*

- Phys. **20**(2), 363–365 (2020). <https://doi.org/10.1016/j.cap.2019.12.002>
308. M. Kang, W. Hong, I. Lee, S. Park, C. Park et al., Tunable doping strategy for few-layer MoS₂ field-effect transistors via NH₃ plasma treatment. ACS Appl. Mater. Interfaces **16**(33), 43849–43859 (2024). <https://doi.org/10.1021/acsami.4c08549>
309. Y. Pan, T. Jian, P. Gu, Y. Song, Q. Wang et al., Precise p-type and n-type doping of two-dimensional semiconductors for monolithic integrated circuits. Nat. Commun. **15**, 9631 (2024). <https://doi.org/10.1038/s41467-024-54050-2>
310. C.-Y. Kuo, J.-H. Zhu, Y.-P. Chiu, I.-C. Ni, M.-H. Chen et al., Graphene-all-around cobalt interconnect with a back-end-of-line compatible process. Nano Lett. **24**(6), 2102–2109 (2024). <https://doi.org/10.1021/acs.nanolett.3c04833>

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

